參數(shù)資料
型號: ST6375B1/XXX
廠商: STMICROELECTRONICS
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42
封裝: SHRINK, PLASTIC, DIP-42
文件頁數(shù): 29/84頁
文件大小: 861K
代理商: ST6375B1/XXX
35/84
ST6365, ST6375, ST6385 ST6367, ST6377, ST6387
SERIAL PERIPHERAL INTERFACE (Cont’d)
Start/Stop Acknowledge. The timing specs of the
S-BUS protocol require that data on the SDA (only
on this line for I
2C BUS) and SEN lines be stable
during the “high” time of SCL. Two exceptions to
this rule are foreseen and they are used to signal
the start and stop condition of data transfer.
– On S-BUS by a transition of the SEN line (10
Start, 01 Stop) while the SCL line is at high level.
– On I2C BUS by a transition of the SDA line (10
Start, 01 Stop) while the SCL line is at high level.
Data are transmitted in 8-bit groups; after each
group, a ninth bit is interposed, with the purpose of
acknowledging the transmitting sequence (the
transmit device place a “1” on the bus, the ac-
knowledging receiver a “0”).
Interface Protocol. This paragraph deals with the
description of data protocol structure. The inter-
face protocol includes:
– A start condition
– A “slave chip address” byte, transmitted by the
master, containing two different information:
a. the code identifying the device the master
wants to address (this information is present in
the first seven bits)
b. the direction of transmission on the bus (this
information is given in the 8th bit of the byte);
“0” means “Write”, that is from the master to the
slave, while “1” means “Read”. The addressed
slave must always acknowledge.
The sequence from, now on, is different according
to the value of R/W bit.
1. R/W = “0” (Write)
In all the following bytes the master acts as trans-
mitter; the sequence follows with:
a. an optional data byte to address (if needed) the
slave location to be written (it can be a word
address in a memory or a register address,
etc.).
b. a “data” byte which will be written at the
address given in the previous byte.
c. further data bytes.
d. a STOP condition
A data transfer is always terminated by a stop con-
dition generated from the master. The ST638x pe-
ripheral must finish with a stop condition before
another start is given. Figure 22 shows an exam-
ple of write operation.
2. R/W = “1” (Read)
In this case the slave acts as transmitter and,
therefore, the transmission direction is changed. In
read mode two different conditions can be consid-
ered:
a. The master reads slave immediately after first
byte. In this case after the slave address sent
from the master with read condition enabled the
master transmitter becomes master receiver
and the slave receiver becomes slave transmit-
ter.
b. The master reads a specified register or loca-
tion of the slave. In this case the first sent byte
will contain the slave address with write condi-
tion enabled, then the second byte will specify
the address of the register to be read. At this
moment a new start is given together with the
slave address in read mode and the procedure
will proceed as described in previous point “a”.
相關(guān)PDF資料
PDF描述
ST6367B1/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42
ST6382B1/XXX 8-BIT, MROM, MICROCONTROLLER, PDIP42
ST6386B1 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42
ST6388B1 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42
ST6387B1 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST6377 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCUs WITH ON-SCREEN-DISPLAY FOR TV TUNING
ST6377B1/XXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
ST63-7-W1-22-9-120 制造商:TE Connectivity 功能描述:ST63-7-W1-22-9-120
ST63-7-W1-22-9-120CS28 制造商:TE Connectivity 功能描述:E53797N001
ST63-7-W1-22-9-120CS2894 制造商:TE Connectivity 功能描述: