- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄98163 > TAS5508BPAGR (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | TAS5508BPAGR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | GREEN, PLASTIC, TQFP-64 |
| 文件頁(yè)數(shù)： | 69/103頁(yè) |
| 文件大小： | 1198K |
| 代理商： | TAS5508BPAGR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)當(dāng)前第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)
TAS5508B
8-Channel Digital Audio PWM Processor
SLES162C – DECEMBER 2005 – REVISED JULY 2009
www.ti.com
TOTAL
I2C
REGISTER FIELDS
DESCRIPTION OF CONTENTS
DEFAULT STATE
BYTES
SUBADDRESS
0x4F
4
Ch8_bp_bq2
Bypass Ch8 biquad 2 coefficient
0.0
0x50
4
Ch8_bq2
Ch8 biquad 2 coefficient
1.0
0x51–0x88
20/reg.
Biquad filter register
Ch1–Ch8 biquad filter coefficients
All biquads = All pass for all channels
0x89–0x90
8
Bass and treble bypass
Bypass bass and treble for Ch1–Ch8
Bass and treble bypassed for all channels
register, Ch1–Ch8
0x91
4
Loudness Log2 LG
0.5
0x92
8
Loudness Log2 LO
0.0
0x93
4
Loudness G
0.0
0x94
8
Loudness O
0.0
Loudness biquad coefficient b0
0x00, 0x00, 0xD5, 0x13
Loudness biquad coefficient b1
0x00, 0x00, 0x00, 0x00
0x95
20
Loudness biquad
Loudness biquad coefficient b2
0x0F, 0xFF, 0x2A, 0xED
Loudness biquad coefficient a0
0x00, 0xFE, 0x50, 0x45
Loudness biquad coefficient a1
0x0F, 0x81, 0xAA, 0x27
0x96
4
DRC1 control Ch1–Ch7
DRC1 disabled in Ch1–Ch7
0x97
4
DRC2 control register, Ch8
DRC2 control Ch8
DRC2 disabled in Ch8
Ch1–Ch7, DRC1 energy
DRC1 energy
0.0041579
0x98
8
Ch1–Ch7,
DRC1 (1 – energy)
0.9958421
DRC1 (1 – energy)
Ch1–Ch7 DRC1 threshold
DRC1 threshold (T1) – upper 2 bytes
0x00, 0x00, 0x00, 0x00
T1
DRC1 threshold (T1) – lower 4 bytes
0x0B, 0x20, 0xE2, 0xB2
0x99
16
Ch1–Ch7 DRC1 threshold
DRC1 threshold (T2) – upper 2 bytes
0x00, 0x00, 0x00, 0x00
T2
DRC1 threshold (T2) – lower 4 bytes
0x06, 0xF9, 0xDE, 0x58
Ch1–Ch7 , DRC1 slope k0
DRC1 slope (k0)
0x0F, 0xC0, 0x00, 0x00
0x9A
12
Ch1–Ch7, DRC1 slope k1
DRC1 slope (k1)
0x0F, 0xC0, 0x00, 0x00
Ch1–Ch7 DRC1 slope k2
DRC1 slope (k2)
0x0F, 0x90, 0x00, 0x00
Ch1–Ch7 DRC1 offset 1
DRC1 offset 1 (O1) – upper 2 bytes
0x00, 0x00, 0xFF, 0xFF
DRC1 offset 1 (O1) – lower 4 bytes
0xFF, 0x82, 0x30, 0x98
0x9B
16
Ch1–Ch7 DRC1 offset 2
DRC1 offset 2 (O2) – upper 2 bytes
0x00, 0x00, 0x00, 0x00
DRC1 offset 2 (O2) – lower 4 bytes
0x01, 0x95, 0xB2, 0xC0
Ch1–Ch7 DRC1 attack
DRC1 attack
0x00, 0x00, 0x88, 0x3F
Ch1–Ch7 DRC1 (1 – attack)
DRC1 (1 – attack)
0x00, 0x7F, 0x77, 0xC0
0x9C
16
Ch1–Ch7 DRC1 decay
DRC1 decay
0x00, 0x00, 0x00, 0xAE
Ch1–Ch7 DRC1 (1 – decay)
DRC1 (1 – decay)
0x00, 0x7F, 0xFF, 0x51
Ch8 DRC2 energy
DRC2 energy
0x00, 0x00, 0x88, 0x3F
0x9D
8
Ch8 DRC2 (1 – energy)
DRC2 (1 – energy)
0x00, 0x7F, 0x77, 0xC0
DRC2 threshold (T1) – upper 2 bytes
0x00, 0x00, 0x00, 0x00
Ch8 DRC2 threshold T1
DRC2 threshold (T1) – lower 4 bytes
0x0B, 0x20, 0xE2, 0xB2
0x9E
16
DRC2 threshold (T2) – upper 2 bytes
0x00, 0x00, 0x00, 0x00
Ch8 DRC2 threshold T2
DRC2 threshold (T2) – lower 4 bytes
0x06, 0xF9, 0xDE, 0x58
Ch8 DRC2 slope k0
DRC2 slope (k0)
0x00, 0x40, 0x00, 0x00
0x9F
12
Ch8 DRC2 slope k1
DRC2 slope (k1)
0x0F, 0xC0, 0x00, 0x00
Ch8 DRC2 slope k2
DRC2 slope (k2)
0x0F, 0x90, 0x00, 0x00
DRC2 offset (O1) – upper 2 bytes
0x00, 0x00, 0xFF, 0xFF
Ch8 DRC2 offset 1
DRC2 offset (O1) – lower 4 bytes
0xFF, 0x82, 0x30, 0x98
0xA0
DRC2 offset (O2) – upper 2 bytes
0x00, 0x00, 0x00, 0x00
Ch8 DRC2 offset 2
DRC2 offset (O2) – lower 4 bytes
0x01, 0x95, 0xB2, 0xC0
Ch8 DRC2 attack
DRC 2 attack
0x00, 0x00, 0x88, 0x3F
Ch8 DRC2 (1 – attack)
DRC2 (1 – attack)
0x00, 0x7F, 0x77, 0xC0
0xA1
16
Ch8 DRC2 decay
DRC2 decay
0x00, 0x00, 0x00, 0xAE
Ch8 DRC2 (1 – decay)
DRC2 (1 – decay)
0x00, 0x7F, 0xFF, 0x51
68
Serial-Control I2C Register Summary
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TAS5508BPAG | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TAS5508PAG | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TAS5508PAGRG4 | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TAS5508PAGR | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TAS5508PAGG4 | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TAS5508BPAGRG4 | 功能描述:音頻 DSP 8 Ch Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS5508C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-Channel Digital Audio PWM Processor |
| TAS5508CPAG | 功能描述:音頻 DSP 8Ch PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS5508CPAGR | 功能描述:音頻 DSP 8Ch PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS5508CPAGR | 制造商:Texas Instruments 功能描述:IC Digital Audio PWM Processor 64-TQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。