- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373637 > TH58100FT (Toshiba Corporation) TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS PDF資料下載
參數(shù)資料
| 型號： | TH58100FT |
| 廠商： | Toshiba Corporation |
| 英文描述： | TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| 中文描述： | 馬鞍山暫定東芝數(shù)字集成電路硅柵CMOS |
| 文件頁數(shù)： | 24/43頁 |
| 文件大小： | 421K |
| 代理商： | TH58100FT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
TH58100FT
2001-03-05 24/43
Read Mode (3)
Read mode (3) has the same timing as Read modes (1) and (2) but is used to access information in the extra
16-byte redundancy area of the page. The start pointer is therefore set to a value between byte 512 and byte 527.
Sequential Read (1) (2) (3)
This mode allows the sequential reading of pages without additional address input.
Sequential Read modes (1) and (2) output the contents of addresses 0 to 527 as shown above, while Sequential
Read mode (3) outputs the contents of the redundant address locations only.
When the page address reaches the next block address, read command (00H/01H/50H) and address inputs are
needed.
BY
/
RY
WE
CLE
RE
50H
CE
ALE
I/O
Figure 5. Read mode (3) operation
527
Addresses bits A0 to A3 are used to set the start pointer for the
redundant memory cells, while A4 to A7 are ignored.
Once a “50H” command has been issued, the pointer moves to
the redundant cell locations and only those 16 cells can be
addressed, regardless of the value of the A4-to-A7 address.
(A “00H” command is necessary to move the pointer back to
the 0-to-511 main memory cell location.)
512
A0 to
A3
Busy
00H
Busy
01H
Busy
Busy
Address input
t
R
Data output
50H
A
Sequential Read (1)
(00H)
0
527
A
Sequential Read (3)
(50H)
512 527
Data output
t
R
t
R
A
Sequential Read (2)
(01H)
527
256
BY
/
RY
相關PDF資料 |
PDF描述 |
|---|---|
| TH58NVG1S3AFT | TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| TH58NVG1S3AFT05 | TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| TH7804A | 50 AMP LATCHING POWER RELAY |
| TH7804ACC | 50 AMP LATCHING POWER RELAY |
| TH7813A | 50 MHz 1024/2048 Linear CCDs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TH58512DC-T051(Y) | 制造商:Toshiba America Electronic Components 功能描述:IC E2PROM NAND 3V 512MBIT FDC22A |
| TH58BVG3S0FTAI0 | 制造商:Toshiba America Electronic Components 功能描述:8GB SLC NAND TSOP 32NM (EEPROM) - Trays |
| TH58BYG2S3HBAI4 | 制造商:Toshiba America Electronic Components 功能描述:4GB SLC BENAND 24NM BGA 9X11 1 |
| TH58BYG2S3HBAI6 | 制造商:Toshiba America Electronic Components 功能描述:4GB SLC BENAND 24NM BGA 6.5X8 1.8V (EEPROM) 2K PAGE - Trays |
| TH58DVG4S0ETA20 | 制造商:Toshiba America Electronic Components 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。