- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98229 > THS8083-95CPZP (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | THS8083-95CPZP |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | POWER, THERMALLY ENHANCED, PLASTIC, TQFP-100 |
| 文件頁數(shù)： | 11/61頁 |
| 文件大?。?/td> | 239K |
| 代理商： | THS8083-95CPZP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
2–5
The port is designed to operate from a master clock frequency of 14.31818 MHz, which is a standard frequency in
video applications: 4x the subcarrier frequency for NTSC. Many low-cost crystals are available for this frequency.
Default the internal oscillator will operate at 8x the master clock frequency, so about 114 MHz. This setting of 8x, which
is the value of the feedback divider in the analog PLL loop, is programmable (VCODIV register value). The user can
change this value when a master clock of a different frequency is connected. In this case care should be taken to keep
the internal high-frequency clock (i.e., master clock frequency x analog feedback divider) lower than 120 MHz. The
higher this internal frequency, the better the frequency resolution of the DTO.
When a crystal is used as the master clock source, it is not advised to use another frequency than the recommended
14.31818 MHz, since the internal oscillator circuitry is not production tested at other frequencies. If another master
clock is used, it is recommended to drive XTL1–MCLK by a direct clock signal. VCODIV should be programmed such
that the internal clock remains close to but less than 120 MHz.
14.31818 MHz
Phase-
Frequency
Detector
Loop
Filter
VCO
Programmable
Divider
3
VCODIV
VCOCLK
(To Digital PLL)
Figure 2–5. Analog PLL
2.6.2
Digital PLL
The digital PLL loop derives the ADC (pixel) clock frequency from the high-speed internal clock. A DTO will generate
an output frequency from a user-programmable DTO increment. To operate over the 13.5–80 or 95 MHz range, an
extra DTO clock output divider can be switched in. Appendix A shows the formula that relates the frequency of the
internal high-speed clock, the DTO increment value, and the DTO clock output divider to the PLL output frequency.
The PLL output, after the clock divider, is sent to the programmable feedback divider (TERM_CNT register value).
This value will typically be programmed to the number of total pixels per line for a given video/graphics format. The
output of this divider is then one input to the phase-frequency detector. Its other input is typically the horizontal sync
(HS) reference of a graphics/video signal. HS needs to be provided as a separate TTL/CMOS type signal to the
dedicated input terminal; See section 2.3
Composite Sync Slicer, to use the PLL in the case of input signals with a
composite sync. The polarity of HS is programmable (HS_POL register value).
Both HS and VS inputs on the THS8083 can accept a 3-V and a 5-V logic-compliant signal.
On the HS input, as on the VS input, a digital noise gate can be optionally switched in (HS_MS respectively VS_MS
register values). The user can program the minimum number of clock cycles that HS and VS have to be present before
they are interpreted as a valid HS and VS. This avoids having any spikes being interpreted as e.g. an active HS and
falsely updating the PLL.
The PFD produces a digital error value, signaling the phase/frequency difference between the HS input and the
divided PLL output clock. The integrated digital PLL loop filter subsequently filters this error value. This filter consists
of a proportional and integrator (accumulator) part. Gains of both parts are programmable (GAIN_N and GAIN_P
register values), each with eight settings. The higher the programmed value, the higher the gain in either the
proportional or integrator portions of the filter, which translates into a wider capture range and faster acquisition but
also higher steady-state jitter.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| THS8083APZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| THS8083APZPG4 | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| THS8083CPZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| THS8133ACPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133BCPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| THS8083A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 8 BIT 80 MSPS 3.3V VIDEO AND GRAPHICS |
| THS8083A95 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 8-BIT, 95MSPS, 3.3V VIDEO AND GRAPHICS |
| THS8083A95PZP | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 Tr 8B 95MSPS 3.3V Vid & Graphics Dig RoHS:否 制造商:Texas Instruments 輸入信號(hào)類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| THS8083APZP | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 Triple 8B 80 MSPS 3.3V YUV/RGB RoHS:否 制造商:Texas Instruments 輸入信號(hào)類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| THS8083APZP | 制造商:Texas Instruments 功能描述:8BIT ADC 80MSPS TRIPLE SMD 8083 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。