參數(shù)資料
型號(hào)： TLV320AIC33IZQE
廠商： TEXAS INSTRUMENTS INC
元件分類： 消費(fèi)家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PBGA80
封裝： 5 X 5 MM, ROHS COMPLIANT, PLASTIC, VFBGA-80
文件頁(yè)數(shù)： 42/93頁(yè)
文件大?。?/td> 1427K
代理商： TLV320AIC33IZQE
www.ti.com ........................................................................................................................................... SLAS480B – JANUARY 2006 – REVISED DECEMBER 2008
Page 0 / Register 8:
Audio Serial Data Interface Control Register A
BIT
READ/
RESET
DESCRIPTION
WRITE
VALUE
D7
R/W
0
Bit Clock Directional Control
0: Bit clock is an input (slave mode)
1: Bit clock is an output (master mode)
D6
R/W
0
Word Clock Directional Control
0: Word clock is an input (slave mode)
1: Word clock is an output (master mode)
D5
R/W
0
Serial Output Data Driver (DOUT) 3-state control
0: Do not 3-state DOUT when valid data is not being sent
1: 3-state DOUT when valid data is not being sent
D4
R/W
0
Bit/ Word Clock Drive Control
0:
Bit clock and word clock will not be transmitted when in master mode if codec is powered down
1:
Bit clock and word clock will continue to be transmitted when in master mode, even if codec is
powered down
D3
R/W
0
Reserved. Only write zero to this bit.
D2
R/W
0
3-D Effect Control
0: Disable 3-D digital effect processing
1: Enable 3-D digital effect processing
D1-D0
R/W
00
Digital Microphone Functionality Control
00: Digital microphone support is disabled
01: Digital microphone support is enabled with an oversampling rate of 128
10: Digital microphone support is enabled with an oversampling rate of 64
11: Digital microphone support is enabled with an oversampling rate of 32
Page 0 / Register 9:
Audio Serial Data Interface Control Register B
BIT
READ/
RESET
DESCRIPTION
WRITE
VALUE
D7–D6
R/W
00
Audio Serial Data Interface Transfer Mode
00: Serial data bus uses I2S mode
01: Serial data bus uses DSP mode
10: Serial data bus uses right-justified mode
11: Serial data bus uses left-justified mode
D5–D4
R/W
00
Audio Serial Data Word Length Control
00: Audio data word length = 16-bits
01: Audio data word length = 20-bits
10: Audio data word length = 24-bits
11: Audio data word length = 32-bits
D3
R/W
0
Bit Clock Rate Control
This register only has effect when bit clock is programmed as an output
0: Continuous-transfer mode used to determine master mode bit clock rate
1: 256-clock transfer mode used, resulting in 256 bit clocks per frame
D2
R/W
0
DAC Re-Sync
0: Don’t Care
1:
Re-Sync Stereo DAC with Codec Interface if the group delay changes by more than ±DACFS/4.
D1
R/W
0
ADC Re-Sync
0: Don’t Care
1:
Re-Sync Stereo ADC with Codec Interface if the group delay changes by more than ±ADCFS/4.
D0
R/W
Re-Sync Mute Behavior
0: Re-Sync is done without soft-muting the channel. (ADC/DAC)
1: Re-Sync is done by internally soft-muting the channel. (ADC/DAC)
Copyright 2006–2008, Texas Instruments Incorporated
47
Product Folder Link(s): TLV320AIC33
相關(guān)PDF資料
PDF描述
TLV320AIC33IRGZT SPECIALTY CONSUMER CIRCUIT, PQCC48
TLV320AIC33IRGZRG4 SPECIALTY CONSUMER CIRCUIT, PQCC48
TLV320AIC33IRGZTG4 SPECIALTY CONSUMER CIRCUIT, PQCC48
TLV320AIC33IRGZ SPECIALTY CONSUMER CIRCUIT, PQCC48
TLV320AIC36IZQER SPECIALTY CONSUMER CIRCUIT, PBGA80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320AIC33IZQE 制造商:Texas Instruments 功能描述:AUDIO CODEC IC ((NW))
TLV320AIC33IZQER 功能描述:接口—CODEC Lo-Pwr Stereo Codec w/6 Inp 7 Otp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC33NIZQE 制造商:Texas Instruments 功能描述:
TLV320AIC33NIZQER 制造商:Texas Instruments 功能描述:
TLV320AIC33RHBRG4 制造商:Texas Instruments 功能描述:CODEC - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*