參數(shù)資料
型號: TLV320AIC33IZQER
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PBGA80
封裝: 5 X 5 MM, ROHS COMPLIANT, PLASTIC, VFBGA-80
文件頁數(shù): 26/93頁
文件大?。?/td> 1427K
代理商: TLV320AIC33IZQER
Decay Time
Input
Signal
Output
Signal
AGC
Gain
Attack
Time
STEREO AUDIO DAC
SLAS480B – JANUARY 2006 – REVISED DECEMBER 2008 ........................................................................................................................................... www.ti.com
Figure 28. Typical Operation of the AGC Algorithm During Speech Recording
Note that the time constants here are correct when the ADC is not in double-rate audio mode. The time
constants are achieved using the Fsref value programmed in the control registers. However, if the Fsref is set in
the registers to, for example, 48 kHz, but the actual audio clock or PLL programming actually results in a different
Fsref in practice, then the time constants would not be correct.
The TLV320AIC33 includes a stereo audio DAC supporting sampling rates from 8 kHz to 96 kHz. Each channel
of the stereo audio DAC consists of a digital audio processing block, a digital interpolation filter, multi-bit digital
delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced
performance at low sampling rates through increased oversampling and image filtering, thereby keeping
quantization noise generated within the delta-sigma modulator and signal images strongly suppressed within the
audio band to beyond 20 kHz. This is realized by keeping the upsampled rate constant at 128 × Fsref and
changing the oversampling ratio as the input sample rate is changed. For an Fsref of 48 kHz, the digital
delta-sigma modulator always operates at a rate of 6.144 MHz. This ensures that quantization noise generated
within the delta-sigma modulator stays low within the frequency band below 20 kHz at all sample rates. Similarly,
for an Fsref rate of 44.1 kHz, the digital delta-sigma modulator always operates at a rate of 5.6448 MHz.
The following restrictions apply in the case when the PLL is powered down and double-rate audio mode is
enabled in the DAC.
Allowed Q values = 4, 8, 9, 12, 16
Q values where equivalent Fsref can be achieved by turning on PLL
Q = 5, 6, 7 (set P = 5 / 6 / 7 and K = 16.0 and PLL enabled)
Q = 10, 14 (set P = 5, 7 and K = 8.0 and PLL enabled)
32
Copyright 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TLV320AIC33
相關(guān)PDF資料
PDF描述
TLV320AIC33IZQE SPECIALTY CONSUMER CIRCUIT, PBGA80
TLV320AIC33IRGZT SPECIALTY CONSUMER CIRCUIT, PQCC48
TLV320AIC33IRGZRG4 SPECIALTY CONSUMER CIRCUIT, PQCC48
TLV320AIC33IRGZTG4 SPECIALTY CONSUMER CIRCUIT, PQCC48
TLV320AIC33IRGZ SPECIALTY CONSUMER CIRCUIT, PQCC48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320AIC33NIZQE 制造商:Texas Instruments 功能描述:
TLV320AIC33NIZQER 制造商:Texas Instruments 功能描述:
TLV320AIC33RHBRG4 制造商:Texas Instruments 功能描述:CODEC - Tape and Reel
TLV320AIC34 制造商:TI 制造商全稱:Texas Instruments 功能描述:FOUR-CHANNEL, LOW-POWER AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY
TLV320AIC34_1 制造商:TI 制造商全稱:Texas Instruments 功能描述:FOUR-CHANNEL, LOW-POWER AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY