參數資料
型號: TMS320LC546
廠商: Texas Instruments, Inc.
元件分類: 數字信號處理
英文描述: Digital Signal Processors(20/25ns指令周期, 高性能,大并行度,特殊指令集可有效實現(xiàn)多種復雜算法及應用的DSP)
中文描述: 數字信號處理器(20/25ns指令周期,高性能,大并行度,特殊指令集可有效實現(xiàn)多種復雜算法及應用的數字信號處理器)
文件頁數: 34/107頁
文件大小: 2149K
代理商: TMS320LC546
TMS320C54x, TMS320LC54x
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS039A – FEBRUARY 1996 – REVISED JULY 1997
31
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
software-programmable PLL (’545A, ’546A, and ’548) (continued)
Bits 15–12
PLL multiplier. Defines the frequency multiplier in conjunction with PLLDIV and PLLNDIV, as
shown in Table 6.
Bit 11
PLLDIV. PLL divider. Defines the frequency multiplier in conjunction with PLLMUL and PLLNDIV,
as shown in Table 6.
Bits 10–3
PLLCOUNT. PLL counter value. Specifies the number of input clock cycles (in increments of
16 cycles) for the PLL lock timer to count before the PLL begins clocking the processor after the
PLL is started. The PLL counter is a down-counter, which is driven by the input clock divided
by 16; therefore, for every 16 input clocks, the PLL counter decrements by one.
The PLL counter can be used to ensure that the processor is not clocked until the PLL is locked,
so that only valid clock signals are sent to the device.
Bit 2
PLLON/OFF. PLL on/off. Enables or disables the PLL part of the clock generator in conjunction
with the PLLNDIV bit as shown in the table below. Note that PLLON/OFF and PLLNDIV can both
force the PLL to run; when PLLON/OFF is high, the PLL runs independently of the state of
PLLNDIV.
Table 5. PLL Operation as a Function of PLL Control Bits
PLLON/OFF
PLLNDIV
PLL STATE
0
0
Off
1
0
On
0
1
On
1
1
On
Bit 1
PLLNDIV. PLL clock generator select. Determines whether the clock generator works in PLL
mode or in divider (DIV) mode, thereby defining the frequency multiplier in conjunction with
PLLMUL and PLLDIV.
0 = Divider mode is used
1 = PLL mode is used
Bit 0
PLLSTATUS. PLL status. Indicates the mode in which the clock generator is operating.
0 = DIV mode
1 = PLL mode
Table 6. PLL Multiplier Ratio as a Function of PLLNDIV, PLLDIV, and PLLMUL
PLLNDIV
PLLDIV
PLLMUL
MULTIPLIER
0
x
0–14
0.5
0
x
15
0.25
1
0
0–14
PLLMUL + 1
1
0
15
1
1
1
0 or even
(PLLMUL + 1)
2
1
1
odd
PLLMUL
4
A
相關PDF資料
PDF描述
TMS320LC57S Digital Signal Processors(35/50ns指令周期,并行邏輯單元,可編程PLL,全雙工同步串行口的DSP)
TMS320UVC5409 Fixed-Point Digital Signal Processor(定點DSP)
TMS320VC203 Digital Signal Processors(50ns指令周期, 空閑狀態(tài)CPU全關斷,先進的外圍,多種PLL可選)
TN-83 MICROWAVE NOISE TUBES & NOISE SOURCES
TN-101 CONNECTOR ACCESSORY
相關代理商/技術參數
參數描述
TMS320LC546APZ-50 功能描述:IC FIXED POINT DSP 100-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:TMS320C54x 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網,RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
TMS320LC546APZ-66 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TMS320LC548GGU-66 功能描述:數字信號處理器和控制器 - DSP, DSC Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320LC548GGU-80 功能描述:數字信號處理器和控制器 - DSP, DSC Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320LC548PGE-66 功能描述:數字信號處理器和控制器 - DSP, DSC Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT