
www.ti.com
P
TMS320DM6437
Digital Media Processor
SPRS345B–NOVEMBER 2006–REVISED MARCH 2007
Table 2-15. Peripheral Component Interconnect (PCI) Terminal Functions
SIGNAL
TYPE
(1)
OTHER
(2)(3)
DESCRIPTION
ZWT
NO.
ZDU
NO.
NAME
PCI
CI4(CCD12)/
EM_A[16]/
PGNT/
EM_D[3]/GP[48]
CI2(CCD10)/
EM_A[18]/
PRST/
EM_D[5]/GP[46]
CI1(CCD9)/
EM_A[19]/
PREQ/
EM_D[6]/GP[45]
CI0(CCD8)/
EM_A[20]/
PINTA/
EM_D[7]/GP[44]
EM_A[12]/PCBE3/
GP[89]
HD3/VLYNQ_RXD2/
PCBE2 /GP[61]
This pin is multiplexed between the VPFE (CCDC), EMIFA, PCI,
and GPIO.
In PCI mode, this pin is PCI bus grant (I)
IPD
DV
DD33
C11
B13
I/O/Z
This pin is multiplexed between the VPFE (CCDC), EMIFA, PCI,
and GPIO.
In PCI mode, this pin is PCI reset (I)
IPD
DV
DD33
D11
A14
I/O/Z
This pin is multiplexed between the VPFE (CCDC), EMIFA, PCI,
and GPIO.
In PCI mode, this pin is the PCI bus request (O/Z)
IPD
DV
DD33
B12
C14
I/O/Z
This pin is multiplexed between the VPFE (CCDC), EMIFA, PCI,
and GPIO.
In PCI mode, this pin is the PCI interrupt A (O/Z)
IPD
DV
DD33
C12
C15
I/O/Z
IPD
DV
DD33
IPD
DV
DD33
This pin is multiplexed between EMIFA, PCI, and GPIO.
In PCI mode, this pin is the PCI command/byte enable 3 (I/O/Z).
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
In PCI mode, this pin is the PCI command/byte enable 2 (I/O/Z)
This pin is multiplexed between HPI, Ethernet MAC (EMAC), PCI,
and GPIO.
In PCI mode, this pin is the PCI command/byte enable 1 (I/O/Z)
This pin is multiplexed between HPI, EMAC, PCI, and GPIO.
In PCI mode, this pin is the PCI command/byte enable 0 (I/O/Z)
This pin is multiplexed between EMIFA, PCI, and GPIO.
In PCI mode, this pin is the PCI initialization device select (I)
This pin is multiplexed between VLYNQ, PCI, and GPIO.
In PCI mode, this pin is the PCI clock (I)
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
In PCI mode, this pin is the PCI frame (I/O/Z)
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
In PCI mode, this pin is the PCI initiator ready (I/O/Z)
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
In PCI mode, this pin is the PCI target ready (I/O/Z)
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
In PCI mode, this pin is the PCI device select (I/O/Z)
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
In PCI mode, this pin is the PCI parity error (I/O/Z)
This pin is multiplexed between HPI, Ethernet MAC (EMAC), PCI,
and GPIO.
In PCI mode, this pin is the PCI stop (I/O/Z)
This pin is multiplexed between HPI, EMAC, PCI, and GPIO.
In PCI mode, this pin is the PCI system error (I/O/Z)
This pin is multiplexed between HPI, EMAC, PCI, and GPIO.
In PCI mode, this pin is the PCI parity (I/O/Z)
D10
B12
I/O/Z
B7
B8
I/O/Z
HD11/MTXD3/
PCBE1/GP[69]
IPD
DV
DD33
C5
A5
I/O/Z
HRDY/MRXD2/
PCBE0/GP[80]
EM_A[9]/PIDSEL/
GP[92]
VLYNQ_CLOCK/
PCICLK/GP[57]
HD4/VLYNQ_RXD3/
PFRAME/GP[62]
HD5/VLYNQ_TXD0/
PIRDY/GP[63]
HD6/VLYNQ_TXD1/
PTRDY/GP[64]
HD7/VLYNQ_TXD2/
PDEVSEL/GP[65]
HD8/VLYNQ_TXD3/
PPERR/GP[66]
IPU
DV
DD33
IPD
DV
DD33
IPU
DV
DD33
IPD
DV
DD33
IPD
DV
DD33
IPD
DV
DD33
IPD
DV
DD33
IPD
DV
DD33
D2
C3
I/O/Z
D9
C11
I/O/Z
A7
A8
I/O/Z
C7
C8
I/O/Z
A6
A7
I/O/Z
D6
C7
I/O/Z
B6
B7
I/O/Z
A5
A6
I/O/Z
HD9/MCOL/
PSTOP/GP[67]
IPD
DV
DD33
C6
C6
I/O/Z
HD10/MCRS/
PSERR/GP[68]
HD12/MTXD2/
PPAR/GP[70]
IPD
DV
DD33
IPD
DV
DD33
B5
B6
I/O/Z
D5
C5
I/O/Z
(1)
(2)
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external
pullup/pulldown resistors are required, see
Section 3.9.1
,
Pullup/Pulldown Resistors
.
Specifies the operating I/O supply voltage for each signal
(3)
Submit Documentation Feedback
Device Overview
47