
www.ti.com
P
5.9
Enhanced Direct Memory Access (EDMA) Controller
5.9.1
EDMA Channel Synchronization Events
TMS320DM6446
Digital Media System on-Chip
SPRS283–DECEMBER 2005
The EDMA controller handles all data transfers between memories and the device slave peripherals on
the DM6446 device. These data transfers include cache servicing, non-cacheable memory accesses,
user-programmed data transfers, and host accesses. These are summarized as follows:
Transfer to/from on-chip memories
–
Coprocessor shared memory
–
DSP L1D memory
–
DSP L2 memory
–
ARM program/data RAM
Transfer to/from external storage
–
DDR2 SDRAM
–
NAND flash
–
Asynchronous EMIF
–
Smart Media, SD, MMC, xD media storage
–
ATA/CF
Transfer to/from peripherals/hosts
–
VLYNQ
–
ASP
–
SPI
–
PWM
–
UART
The EDMA supports up to 64 EDMA channels which service peripheral devices and external memory.
Table 5-25
lists the source of EDMA synchronization events associated with each of the programmable
EDMA channels. For the DM6446 device, the association of an event to a channel is fixed; each of the
EDMA channels has one specific event associated with it. These specific events are captured in the
EDMA event registers (ER, ERH) even if the events are disabled by the EDMA event enable registers
(EER, EERH). For more detailed information on the EDMA module and how EDMA events are enabled,
captured, processed, linked, chained, and cleared, etc., see the
Document Support
section for the
Enhanced Direct Memory Access (EDMA) Controller Reference Guide.
Table 5-25. DM6446 EDMA Channel Synchronization Events
(1)
EDMA
CHANNEL
0-1
2
3
4
5
6
7
8
9
10
11
EVENT NAME
EVENT DESCRIPTION
Reserved
XEVT
REVT
HISTEVT
H3AEVT
PRVUEVT
RSZEVT
IMXINT
VLCDINT
ASQINT
DSQINT
ASP Transmit Event
ASP Receive Event
VPSS Histogram Event
VPSS H3A Event
VPSS Previewer Event
VPSS Resizer Event
VICP Interrupt
VICP VLCD Interrupt
VICP ASQ Interrupt
VICP DSQ Interrupt
(1)
In addition to the events shown in this table, each of the 64 channels can also be synchronized with the transfer completion or alternate
transfer completion events. For more detailed information on EDMA event-transfer chaining, see the
Document Support
section for the
Enhanced Direct Memory Access (EDMA) Controller Reference Guide.
114
Peripheral and Electrical Specifications