www.ti.com
8.7.2
PLL1 Controller Memory Map
TMS320TCI6482
Communications Infrastructure Digital Signal Processor
SPRS246F–APRIL 2005–REVISED MAY 2007
The PLL lock time is the amount of time needed from when the PLL is taken out of reset (PLLRST = 1
with PLLEN = 0) to when to when the PLL controller can be switched to PLL mode (PLLEN = 1). The
PLL1 lock time is given in
Table 8-17
.
Table 8-17. PLL1 Stabilization, Lock, and Reset Times
MIN
150
TYP
MAX
UNIT
μ
s
ns
ns
PLL stabilization time
PLL lock time
PLL reset time
2000*C
(1)
128*C
(1)
(1)
C = CLKIN1 cycle time in ns. For example, when CLKIN1 frequency is 50 MHz, use C = 20 ns.
The memory map of the PLL1 controller is shown in
Table 8-18
. Note that only registers documented here
are accessible on the TMS320TCI6482. Other addresses in the PLL1 controller memory map should not
be modified.
Table 8-18. PLL1 Controller Registers (Including Reset Controller)
HEX ADDRESS RANGE
029A 0000 - 029A 00E3
029A 00E4
029A 00E8 - 029A 00FF
029A 0100
029A 0104
029A 0108
029A 010C
029A 0110
029A 0114
029A 0118
029A 011C
029A 0120
029A 0124
029A 0128
029A 012C
029A 0130
029A 0134
029A 0138
029A 013C
029A 0140
029A 0144
029A 0148
029A 014C
029A 0150
029A 0154
029A 0158
029A 015C
029A 0160
029A 0164
029A 0168 - 029B FFFF
ACRONYM
-
RSTYPE
-
PLLCTL
-
-
-
PLLM
PREDIV
-
-
-
-
-
-
-
-
PLLCMD
PLLSTAT
ALNCTL
DCHANGE
-
-
SYSTAT
-
-
-
PLLDIV4
PLLDIV5
-
REGISTER NAME
Reserved
Reset Type Status Register (Reset Controller)
Reserved
PLL Control Register
Reserved
Reserved
Reserved
PLL Multiplier Control Register
PLL Pre-Divider Control Register
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
PLL Controller Command Register
PLL Controller Status Register
PLL Controller Clock Align Control Register
PLLDIV Ratio Change Status Register
Reserved
Reserved
SYSCLK Status Register
Reserved
Reserved
Reserved
PLL Controller Divider 4 Register
PLL Controller Divider 5 Register
Reserved
C64x+ Peripheral Information and Electrical Specifications
136
Submit Documentation Feedback