參數(shù)資料
型號(hào)： V58C2128404SBLT6I
廠商： PROMOS TECHNOLOGIES INC
元件分類： DRAM
英文描述： 32M X 4 DDR DRAM, 0.7 ns, PDSO66
封裝： 0.400 X 0.875 INCH, PLASTIC, MS-024FC, TSOP2-66
文件頁(yè)數(shù)： 5/60頁(yè)
文件大?。?/td> 915K
代理商： V58C2128404SBLT6I
13
ProMOS TECHNOLOGIES
V58C2128(804/404/164)SB*I
V58C2128(804/404/164)SB*I Rev. 1.3 March 2006
Output Data (DQ) and Data Strobe (DQS) Timing Relative to the Clock (CK)
During Read Cycles
The minimum time during which the output data (DQ) is valid is critical for the receiving device (i.e., a mem-
ory controller device). This also applies to the data strobe during the read cycle since it is tightly coupled to
the output data. The minimum data output valid time (tDV) and minimum data strobe valid time (tDQSV) are de-
rived from the minimum clock high/low time minus a margin for variation in data access and hold time due to
DLL jitter and power supply noise.
(CAS Latency = 2.5; Burst Length = 4)
T0
T1
T2
T3
T4
NOP
D0
CK, CK
Command
DQS
DQ
D2
tDQSCK(max)
tDQSCK(min)
D1
tAC(min)
tAC(max)
D3
READ
NOP
Read Preamble and Postamble Operation
Prior to a burst of read data and given that the controller is not currently in burst read mode, the data strobe
signal (DQS), must transition from Hi-Z to a valid logic low. The is referred to as the data strobe “read pream-
ble” (t
RPRE). This transition from Hi-Z to logic low nominally happens one clock cycle prior to the first edge of
valid data.
Once the burst of read data is concluded and given that no subsequent burst read operations are initiated,
the data strobe signal (DQS) transitions from a logic low level back to Hi-Z. This is referred to as the data
strobe “read postamble” (tRPST). This transition happens nominally one-half clock period after the last edge of
valid data.
Consecutive or “gapless” burst read operations are possible from the same DDR SDRAM device with no
requirement for a data strobe “read” preamble or postamble in between the groups of burst data. The data
strobe read preamble is required before the DDR device drives the first output data off chip. Similarly, the
data strobe postamble is initiated when the device stops driving DQ data at the termination of read burst cycles.
相關(guān)PDF資料
PDF描述
V58C365164S5 4M X 16 DDR DRAM, 0.1 ns, PDSO66
V608ME06 VCO, 1900 MHz - 2270 MHz
V603ME07 VCO, 1896 MHz - 1924 MHz
V6049001 VCO, 1600 MHz - 2200 MHz
V610ME04 VCO, 1950 MHz - 2150 MHz
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V58C2128804S 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 128 Mbit DDR SDRAM
V58C2256 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM
V58C2256164S 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM
V58C2256324SAB30 制造商:Marvell 功能描述:Marvell V58C2256324SAB30
V58C2256324SAB33 制造商:Marvell 功能描述:Marvell V58C2256324SAB33
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*