參數(shù)資料
型號(hào): VS6724
廠商: 意法半導(dǎo)體
英文描述: 2 Megapixel single-chip camera module
中文描述: 兩百萬(wàn)像素的單芯片相機(jī)模塊
文件頁(yè)數(shù): 15/118頁(yè)
文件大?。?/td> 1200K
代理商: VS6724
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)
VS6724
Functional description
15/118
Figure 5.
Crop controls
2.4.6
Zoom
The zoom function found in the pipe context control sections can be used to achieve a
continuous zoom by simply selecting the commands zoom_in, zoom_out and zoom_stop. It
is also possible to perform a single step of zoom by selecting Zoom_step_in and
Zoom_step_out.
It is possible to zoom between the sensor size selected and the output size (the output size
must be smaller that the sensor mode size, UXGA or SVGA).
2.4.7
Pan
It is possible to pan left, right, up and down when the output size selected is smaller than the
sensor size selected (if the output size selected equals the sensor mode size then no pan
can take place).
The pan step size in both the horizontal and vertical directions are selectable.
2.4.8
Derating
The VS6724 contains an internal derating module. This is designed to reduce the peak
output data rate of the device by spreading the data over the whole frame period and
allowing a subsequent reduction in output clock frequency.
The maximum achievable derating factor is x400 for an equivalent scale factor of x20
downscale. As a general rule the allowable derating factor is equal to the square of the
scaling factor.
Note:
The interline period is not guaranteed to be consistent for all derating ratios. This means the
host capture system must be able to cope with use of the sync signals or embedded codes
rather than relying on fixed line counts.
Cropped ROI
FFOV
Sensor array horizontal size
S
uwManualCropHorizontalStart
uwManualCropVerticalStart
uwManualCropVerticalSize
uwManualCropHorizontalSize
相關(guān)PDF資料
PDF描述
VS8002LC Logic IC
VS8001FC Logic IC
VS8001FI Logic IC
VS8001LC Logic IC
VS8001LI Logic IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VS6724P0FY 制造商:STMicroelectronics 功能描述:
VS6724Q0FB 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Megapixel single-chip camera module
VS6725 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 megapixel single-chip camera module
VS6725Q045 制造商:STMicroelectronics 功能描述:
VS6725XQ045/TR 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 megapixel single-chip camera module