參數(shù)資料
型號: W230
英文描述: Clocks and Buffers
中文描述: 時鐘和緩沖器
文件頁數(shù): 12/15頁
文件大?。?/td> 174K
代理商: W230
W230
Document #: 38-07224 Rev. *A
Page 12 of 15
24-MHz Clock Output (Lump Capacitance Test Load = 20 pF)
Parameter
Description
f
Frequency, Actual
f
D
Deviation from 24 MHz
m/n
PLL Ratio
t
R
Output Rise Edge Rate
t
F
Output Fall Edge Rate
t
D
Duty Cycle
f
ST
Frequency Stabilization
from Power-up (cold start)
Test Condition/Comments
Determined by PLL divider ratio (see m/n below)
(24.004
24)/24
(14.31818 MHz x 57/34 = 24.004 MHz)
Measured from 0.4V to 2.4V
Measured from 2.4V to 0.4V
Measured on rising and falling edge at 1.5V
Assumes full supply voltage reached within 1 ms
from power-up. Short cycles exist prior to fre-
quency stabilization.
Average value during switching transition. Used
for determining series termination value.
Min.
Typ.
24.004
+167
57/34
Max.
Unit
MHz
ppm
0.5
0.5
45
2
2
V/ns
V/ns
%
ms
55
3
Z
o
AC Output Impedance
40
Clock Chip
CPU
Driver
1.5V
R1
68
Z0 = 52
T2
Z0 = 52
Length = 5
T1
R8
47
CPUCLK_T
VDD
3.3
+
V1
Z0 = 52
T5
Z0 = 52
Length = 5
T4
R9
47
20p
20p
CPUCLK_C
1.5V
R3
68
Figure 5. K7 Open Drain Clock Driver Test Circuit
Ordering Information
Ordering Code
W230
Package
Name
H
Package Type
48-pin SSOP (300 mils)
相關(guān)PDF資料
PDF描述
W231024-20 x8 ROM (Mask Programmable)
W231024-30 x8 ROM (Mask Programmable)
W231024H-20 x8 ROM (Mask Programmable)
W231024H-30 x8 ROM (Mask Programmable)
W23128-15 x8 ROM (Mask Programmable)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W230-03 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Spread Spectrum FTG for VIA K7 Chipset
W-2302 制造商:MISCELLANEOUS 功能描述:
W230CR3.80HR 制造商:Calmark 功能描述:
W230E-1-12 功能描述:固態(tài)繼電器-工業(yè)安裝 PC MNT 1.5A 12V/120V RoHS:否 制造商:Crydom 控制電壓范圍:4 VDC to 32 VDC 負載電壓額定值:7 VDC to 72 VDC 負載電流額定值:160 A 觸點形式: 輸出設(shè)備:SSR 安裝風(fēng)格:Panel
W230E1-12 制造商:未知廠家 制造商全稱:未知廠家 功能描述: