- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361772 > W230 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號： | W230 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時鐘和緩沖器 |
| 文件頁數(shù)： | 3/15頁 |
| 文件大?。?/td> | 174K |
| 代理商： | W230 |
W230
Document #: 38-07224 Rev. *A
Page 3 of 15
Overview
The W230 was developed as a single-chip device to meet the
clocking needs of VIA K7 core logic chip sets. In addition to the
typical outputs provided by a standard FTG, the W230 adds a
thirteenth output buffer, supporting SDRAM DIMM modules in
conjunction with the chipset.
Cypress
’
s proprietary spread spectrum frequency synthesis
technique is a feature of the CPU and PCI outputs. When en-
abled, this feature reduces the peak EMI measurements of not
only the output signals and their harmonics, but also of any
other clock signals that are properly synchronized to them.
Functional Description
I/O Pin Operation
Pins 7, 8, 25, 26, and 48 are dual-purpose l/O pins. Upon
power-up these pins act as logic inputs, allowing the determi-
nation of assigned device functions. A short time after power-
up, the logic state of each pin is latched and the pins become
clock outputs. This feature reduces device pin count by com-
bining clock outputs with input select pins.
An external 10-k
“
strapping
”
resistor is connected between
the l/O pin and ground or V
DD
. Connection to ground sets a
latch to
“
0,
”
connection to V
DD
sets a latch to
“
1.
”
Figure 1
and
Figure 2
show two suggested methods for strapping resistor
connections.
Upon W230 power-up, the first 2 ms of operation is used for
input logic selection. During this period, the five I/O pins (7, 8,
25, 26, 48) are three-stated, allowing the output strapping re-
sistor on the l/O pins to pull the pins and their associated ca-
pacitive clock load to either a logic HIGH or LOW state. At the
end of the 2-ms period, the established logic
“
0
”
or
“
1
”
condi-
tion of the l/O pin is latched. Next the output buffer is enabled
converting the l/O pins into operating clock outputs. The 2-ms
timer starts when V
DD
reaches 2.0V. The input bits can only be
reset by turning V
DD
off and then back on again.
It should be noted that the strapping resistors have no signifi-
cant effect on clock output signal integrity. The drive imped-
ance of clock outputs is <40
(nominal), which is minimally
affected by the 10-k
strap to ground or V
DD
. As with the se-
ries termination resistor, the output strapping resistor should
be placed as close to the l/O pin as possible in order to keep
the interconnecting trace short. The trace from the resistor to
ground or V
DD
should be kept less than two inches in length
to prevent system noise coupling during input logic sampling.
When the clock outputs are enabled following the 2-ms input
period, the specified output frequency is delivered on the pin,
assuming that V
DD
has stabilized. If V
DD
has not yet reached
full value, output frequency initially may be below target but will
increase to target once V
DD
voltage has stabilized. In either
case, a short output clock cycle may be produced from the
CPU clock outputs when the outputs are enabled.
Power-on
Reset
Timer
Output Three-state
Data
Latch
Hold
Output
Low
Q
D
W230
V
DD
Clock Load
R
10 k
Output
Buffer
(Load Option 1)
10 k
(Load Option 0)
Output Strapping Resistor
Series Termination Resistor
Figure 1. Input Logic Selection Through Resistor Load Option
Control
Logic
V
DD
Clock Load
R
10 k
Output Strapping Resistor
Series Termination Resistor
Jumper Options
Figure 2. Input Logic Selection Through Jumper Option
Resistor Value R
Power-on
Reset
Timer
Output Three-state
Data
Latch
Hold
Output
Low
Q
D
W230
Output
Buffer
Control
Logic
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W231024-20 | x8 ROM (Mask Programmable) |
| W231024-30 | x8 ROM (Mask Programmable) |
| W231024H-20 | x8 ROM (Mask Programmable) |
| W231024H-30 | x8 ROM (Mask Programmable) |
| W23128-15 | x8 ROM (Mask Programmable) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W230-03 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Spread Spectrum FTG for VIA K7 Chipset |
| W-2302 | 制造商:MISCELLANEOUS 功能描述: |
| W230CR3.80HR | 制造商:Calmark 功能描述: |
| W230E-1-12 | 功能描述:固態(tài)繼電器-工業(yè)安裝 PC MNT 1.5A 12V/120V RoHS:否 制造商:Crydom 控制電壓范圍:4 VDC to 32 VDC 負載電壓額定值:7 VDC to 72 VDC 負載電流額定值:160 A 觸點形式: 輸出設(shè)備:SSR 安裝風格:Panel |
| W230E1-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。