- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202124 > WED416S16030A10SI (WHITE ELECTRONIC DESIGNS CORP) 16M X 16 SYNCHRONOUS DRAM, 7 ns, PDSO54 PDF資料下載
參數(shù)資料
| 型號(hào)： | WED416S16030A10SI |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 16M X 16 SYNCHRONOUS DRAM, 7 ns, PDSO54 |
| 封裝： | TSOP2-54 |
| 文件頁(yè)數(shù)： | 1/26頁(yè) |
| 文件大?。?/td> | 398K |
| 代理商： | WED416S16030A10SI |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)
1
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
White Electronic Designs
WED416S16030A
June 2002 Rev. 0
ECO #15332
DESCRIPTION
The WED416S16030A is 268,435,456 bits of synchro-
nous high data rate DRAM organized as 4 x 4,196,304
words x 16 bits. Synchronous design allows precise
cycle control with the use of system clock. I/O transac-
tions are possible on every clock cycle. Range of oper-
ating frequencies, programmable burst lengths and pro-
grammable latencies allow the same device to be use-
ful for a variety of high bandwidth, high performance
memory system applications.
Available in a 54 pin TSOP type II package the
WED416S16030A is tested over the industrial temp
range (-40°C to +85°C) providing a solution for rugged
main memory applications.
4M x 16 Bits x 4 Banks Synchronous DRAM
FEATURES
■ Single 3.3V power supply
■ Fully Synchronous to positive Clock Edge
■ Clock Frequency = 133, 125, and 100MHz
■ SDRAM CAS Latency = 2
■ Burst Operation
Sequential or Interleave
Burst length = programmable 1,2,4,8 or full page
Burst Read and Write
Multiple Burst Read and Single Write
■ DATA Mask Control per byte
■ Auto Refresh (CBR) and Self Refresh
8192 refresh cycles across 64ms
■ Automatic and Controlled Precharge Commands
■ Suspend Mode and Power Down Mode
■ Industrial Temperature Range
FIG. 1
PIN DESCRIPTION
A0-12
Address Inputs
BA0, BA1 Bank Select Addresses
CE
Chip Select
WE
Write Enable
CLK
Clock Input
CKE
Clock Enable
DQ0-15
Data Input/Output
L(U)DQM Data Input/Output Mask
RAS
Row Address Strobe
CAS
Column Address Strobe
VDD
Power (3.3V)
VDDQ
Data Output Power
VSS
Ground
VSSQ
Data Output Ground
NC
No Connection
PIN CONFIGURATION
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
VSS
DQ15
VSSQ
DQ14
DQ13
VDDQ
DQ12
DQ11
VSSQ
DQ10
DQ9
VDDQ
DQ8
VSS
NC/RFU
UDQM
CLK
CKE
A12
A11
A9
A8
A7
A6
A5
A4
VSS
VDD
DQ0
VDDQ
DQ1
DQ2
VSSQ
DQ3
DQ4
VDDQ
DQ5
DQ6
VSSQ
DQ7
VDD
LDQM
WE
CAS
RAS
CE
BA0
BA1
A10/AP
A0
A1
A2
A3
VDD
TERMINAL
CONNECTIONS
(T
OP
VEIW)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WV3HG128M72EEU534PD4IMG | 128M X 72 DDR DRAM MODULE, 0.5 ns, ZMA200 |
| WV3HG128M72EEU665PD4IMG | 128M X 72 DDR DRAM MODULE, 0.45 ns, ZMA200 |
| WMF128K8X-150DEC5 | 128K X 8 FLASH 5V PROM, 150 ns, CDSO32 |
| WSF2816-39H1M | SPECIALTY MEMORY CIRCUIT, CHIP66 |
| WS128K32-20G4TC | 128K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CQFP68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WED416S16030C10SI | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4M x 16 Bits x 4 Banks Synchronous DRAM |
| WED416S16030C75SI | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4M x 16 Bits x 4 Banks Synchronous DRAM |
| WED416S16030C7SI | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4M x 16 Bits x 4 Banks Synchronous DRAM |
| WED416S16030C8SI | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4M x 16 Bits x 4 Banks Synchronous DRAM |
| WED416S8030A | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2Mx16x 4 Banks Synchronous DRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。