Spartan-3 FPGA Family: Pinout Descriptions
DS099 (v3.1) June 27, 2013
Product Specification
233
User I/Os by Bank
Table 108 indicates how the available user-I/O pins are distributed between the eight I/O banks for the XC3S2000 in the
FG900 package. Similarly,
Table 109 shows how the available user-I/O pins are distributed between the eight I/O banks for
the XC3S4000 and XC3S5000 in the FG900 package.
Table 108: User I/Os Per Bank for XC3S2000 in FG900 Package
Edge
I/O Bank
Maximum I/O
All Possible I/O Pins by Type
I/O
DUAL
DCI
VREF
GCLK
Top
0
71
62
0
2
5
2
1
71
62
0
2
5
2
Right
2
69
61
0
2
6
0
3
71
62
0
2
7
0
Bottom
4
72
57
6
2
5
2
5
71
55
6
2
6
2
Left
6
69
60
0
2
7
0
7
71
62
0
2
7
0
Table 109: User I/Os Per Bank for XC3S4000 and XC3S5000 in FG900 Package
Edge
I/O Bank
Maximum I/O
All Possible I/O Pins by Type
I/O
DUAL
DCI
VREF
GCLK
Top
0
79
70
0
2
5
2
1
79
70
0
2
5
2
Right
2
79
71
0
2
6
0
3
79
70
0
2
7
0
Bottom
4
80
65
6
2
5
2
5
79
63
6
2
6
2
Left
6
79
70
0
2
7
0
7
79
70
0
2
7
0