- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376455 > XR17L152IM (EXAR CORP) CAP .068UF 400V PEN FILM 2825 5% PDF資料下載
參數(shù)資料
| 型號： | XR17L152IM |
| 廠商： | EXAR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CAP .068UF 400V PEN FILM 2825 5% |
| 中文描述： | 2 CHANNEL(S), 3.125M bps, SERIAL COMM CONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 1 MM HEIGHT, TQFP-100 |
| 文件頁數(shù)： | 3/55頁 |
| 文件大?。?/td> | 318K |
| 代理商： | XR17L152IM |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
XR17L152
3.3V PCI BUS DUAL UART
REV. 1.1.0
á
DISCONTINUED
3
PIN DESCRIPTIONS
N
AME
P
IN
#
T
YPE
D
ESCRIPTION
PCI LOCAL BUS INTERFACE
RST#
86
I
Bus reset input (active low). It resets the PCI local bus configuration space
registers, device configuration registers and UART channel registers to the
default condition, see
Table 18
.
CLK
87
I
Bus clock input of up to 33MHz at 3.3V.
AD31-AD0
90-97, 2-9,
24-31, 35-42
I/O
Address data lines [31:0] (bidirectional).
FRAME#
13
I
Bus transaction cycle frame (active low). It indicates the beginning and dura-
tion of an access.
C/BE3#
-
C/
BE0#
98, 12,
21, 34
I
Bus Command/Byte Enable [3:0] (active low). This line is multiplexed for bus
Command during the address phase and Byte Enables during the data
phase.
IRDY#
14
I
Initiator Ready (active low). During a write, it indicates that valid data is
present on data bus. During a read, it indicates the master is ready to accept
data.
TRDY#
15
O
Target Ready (active low).
STOP#
17
O
Target request to stop current transaction (active low).
IDSEL
99
I
Initialization device select (active high).
DEVSEL#
16
O
Device select to the XR17L152 (active low).
INTA#
85
OD
Device interrupt from XR17L152 (open drain, active low).
PAR
20
I/O
Parity is even across AD[31:0] and C/BE[3:0]#. (bidirectional, active high).
PERR#
18
O
Data Parity error indicator, except for Special Cycle transactions (active low).
Optional in bus target application.
SERR#
19
OD
System error indicator, Address parity or Data parity during Special Cycle
transactions (open drain, active low). Optional in bus target application.
MODEM OR SERIAL I/O INTERFACE
TX0
73
O
UART channel 0 Transmit Data or infrared transmit data. Normal TXD output
idles at logic 1 condition while infrared TXD output idles at a logic 0 condition.
RX0
66
I
UART channel 0 Receive Data or infrared receive data. Normal RXD input
idles at logic 1 condition while infrared RXD input idles at a logic 0 condition.
In the infrared mode, the polarity of the incoming RXD signal can be selected
via FCTR bit-4. If this bit is a logic 0, logic 0 on the RXD input is considered a
mark and if this bit is a logic 1, a logic 0 on the RXD input is considered a
space.
RTS0#
71
O
UART channel 0 Request to Send or general purpose output (active low). If
this output is not used, leave it unconnected.
CTS0#
67
I
UART channel 0 Clear to Send or general purpose input (active low). This
input should be connected to VCC when not used.
DTR0#
72
O
UART channel 0 Data Terminal Ready or general purpose output (active low).
If this output is not used, leave it unconnected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR17L152 | 3.3V PCI BUS DUAL UART |
| XR17L152CM | 3.3V PCI BUS DUAL UART |
| XR2001 | High-Voltage, High-Current Darlington Transistor Arrays |
| XR2002CN | High-Voltage, High-Current Darlington Transistor Arrays |
| XR2003 | High-Voltage, High-Current Darlington Transistor Arrays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR17L154 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3.3V PCI BUS QUAD UART |
| XR17L154CV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| XR17L154IV | 制造商:EXAR 制造商全稱:EXAR 功能描述:3.3V PCI BUS QUAD UART |
| XR17V252 | 制造商:EXAR 制造商全稱:EXAR 功能描述:66 MHZ PCI BUS DUAL UART WITH POWER MANAGEMENT SUPPORT |
| XR17V252_08 | 制造商:EXAR 制造商全稱:EXAR 功能描述:66 MHZ PCI BUS DUAL UART WITH POWER MANAGEMENT SUPPORT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。