- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376455 > XR17L152IM (EXAR CORP) CAP .068UF 400V PEN FILM 2825 5% PDF資料下載
參數(shù)資料
| 型號： | XR17L152IM |
| 廠商： | EXAR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CAP .068UF 400V PEN FILM 2825 5% |
| 中文描述： | 2 CHANNEL(S), 3.125M bps, SERIAL COMM CONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 1 MM HEIGHT, TQFP-100 |
| 文件頁數(shù)： | 34/55頁 |
| 文件大小： | 318K |
| 代理商： | XR17L152IM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
á
DISCONTINUED
XR17L152
3.3V PCI BUS DUAL UART
REV. 1.1.0
34
FCR[2]: TX FIFO Reset
This bit is only active when FCR bit-0 is a logic 1.
Logic 0 = No transmit FIFO reset (default).
Logic 1 = Reset the transmit FIFO pointers and FIFO level counter logic (the transmit shift register is not
cleared or altered). This bit will return to a logic 0 after resetting the FIFO.
FCR[3]: DMA Mode Select
This bit is only active when FCR bit-0 is a logic 1.
This bit has no effect since TXRDY and RXRDY pins are not available in this device. It is provided for legacy
software.
Logic 0 = Set DMA to mode 0 (default).
Logic 1 = Set DMA to mode 1.
FCR[5:4]: Transmit FIFO Trigger Select
(logic 0 = default, TX trigger level = one)
The FCTR Bits 6-7 are associated with these 2 bits by selecting one of the four tables. The 4 user selectable
trigger levels in 4 tables are supported for compatibility reasons. These 2 bits set the trigger level for the
transmit FIFO interrupt. The UART will issue a transmit interrupt when the number of characters in the FIFO
falls below the selected trigger level, or when it gets empty in case that the FIFO did not get filled over the
trigger level on last re-load.
Table 13
below shows the selections. Note that the receiver and the transmitter
cannot use different trigger tables. Whichever selection is made last applies to both the RX and TX side.
FCR[7:6]: Receive FIFO Trigger Select
(logic 0 = default, RX trigger level =1)
The FCTR Bits 6-7 are associated with these 2 bits. These 2 bits are used to set the trigger level for the
receiver FIFO interrupt.
Table 13
shows the complete selections. Note that the receiver and the transmitter
cannot use different trigger tables. Whichever selection is made last applies to both the RX and TX side.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR17L152 | 3.3V PCI BUS DUAL UART |
| XR17L152CM | 3.3V PCI BUS DUAL UART |
| XR2001 | High-Voltage, High-Current Darlington Transistor Arrays |
| XR2002CN | High-Voltage, High-Current Darlington Transistor Arrays |
| XR2003 | High-Voltage, High-Current Darlington Transistor Arrays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR17L154 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3.3V PCI BUS QUAD UART |
| XR17L154CV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| XR17L154IV | 制造商:EXAR 制造商全稱:EXAR 功能描述:3.3V PCI BUS QUAD UART |
| XR17V252 | 制造商:EXAR 制造商全稱:EXAR 功能描述:66 MHZ PCI BUS DUAL UART WITH POWER MANAGEMENT SUPPORT |
| XR17V252_08 | 制造商:EXAR 制造商全稱:EXAR 功能描述:66 MHZ PCI BUS DUAL UART WITH POWER MANAGEMENT SUPPORT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。