- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16427 > XR17V258IV-0A-EVB (Exar Corporation)EVAL BOARD FOR XR17V258 144LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XR17V258IV-0A-EVB |
| 廠商： | Exar Corporation |
| 文件頁(yè)數(shù)： | 36/69頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD FOR XR17V258 144LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)當(dāng)前第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)
XR17V258
41
REV. 1.0.2
66MHZ PCI BUS OCTAL UART WITH POWER MANAGEMENT SUPPORT
NOTE: MCR bits [3:2] (OP1 and OP2 outputs) are not available in the XR17V258. They are present for 16C550
compatibility during Internal loopback, see
4.6
Transmitter
The transmitter section comprises of a 64 bytes of FIFO, a byte-wide Transmit Holding Register (THR) and an
8-bit Transmit Shift Register (TSR). THR receives a data byte from the host (non-FIFO mode) or a data byte
from the FIFO when the FIFO is enabled by FCR bit [0]. TSR shifts out every data bit with the 16X or 8X
internal clock. A bit time is 16 or 8 clock periods. The transmitter sends the start bit followed by the number of
data bits, inserts the proper parity bit if enable, and adds the stop bit(s). The status of the THR and TSR are
reported in the Line Status Register (LSR bit [6:5]).
4.6.1
Transmit Holding Register (THR)
The transmit holding register is an 8-bit register providing a data interface to the host processor. The host
writes transmit data byte to the THR to be converted into a serial data stream including start-bit, data bits,
parity-bit and stop-bit(s). The least-significant-bit (bit [0]) becomes first data bit to go out. The THR is also the
input register to the transmit FIFO of 64 bytes when FIFO operation is enabled by FCR bit[0]. A THR empty
interrupt can be generated when it is enabled in IER bit [1].
4.6.2
Transmitter Operation in non-FIFO Mode
The host loads transmit data to THR one character at a time. The THR empty flag (LSR bit [5]) is set when the
data byte is transferred to TSR. THR flag can generate a transmit empty interrupt (ISR bit [1]) when it is
enabled by IER bit [1]. The TSR flag (LSR bit [6]) is set when TSR becomes completely empty.
1 0 0 1
EFR
R/W
Auto
CTS/
DSR
Enable
Auto
RTS/
DTR
Enable
Special
Char
Select
Enable
IER [7:5],
ISR [5:4],
FCR[5:4],
MCR[7:5],
MCR[3:2],
MSR[7:2]
Soft-
ware
Flow
Cntl
Bit [3]
Soft-
ware
Flow
Cntl
Bit [2]
Soft-
ware
Flow
Cntl
Bit [1]
Soft-
ware
Flow
Cntl
Bit [0]
1 0 1 0
TXCNT
R
Bit [7]
Bit [6]
Bit [5]
Bit [4]
Bit [3]
Bit [2]
Bit [1]
Bit [0]
1 0 1 0
TXTRG
W
Bit [7]
Bit [6]
Bit [5]
Bit [4]
Bit [3]
Bit [2]
Bit [1]
Bit [0]
1 0 1 1
RXCNT
R
Bit [7]
Bit [6]
Bit [5]
Bit [4]
Bit [3]
Bit [2]
Bit [1]
Bit [0]
1 0 1 1
RXTRG
W
Bit [7]
Bit [6]
Bit [5]
Bit [4]
Bit [3]
Bit [2]
Bit [1]
Bit [0]
1 1 0 0
XCHAR
R
0
TX Xon
Indicator
TX Xoff
Indicator
Xon Det.
Indicator
Xoff Det.
Indicator
Self clear
after read
1 1 0 0
XOFF1
W
Bit [7]
Bit [6]
Bit [5]
Bit [4]
Bit [3]
Bit-2
Bit [1]
Bit [0]
1 1 0 1
XOFF2
W
Bit [7]
Bit [6]
Bit [5]
Bit [4]
Bit [3]
Bit-2
Bit [1]
Bit [0]
1 1 1 0
XON1
W
Bit [7]
Bit [6]
Bit [5]
Bit [4]
Bit [3]
Bit-2
Bit [1]
Bit [0]
1 1 1 1
XON2
W
Bit [7]
Bit [6]
Bit [5]
Bit [4]
Bit [3]
Bit-2
Bit [1]
Bit [0]
TABLE 15: UART CHANNEL CONFIGURATION REGISTERS DESCRIPTION. SHADED BITS ARE ENABLED BY EFR BIT-4.
ADDRESS
A3-A0
REG
NAME
READ/
WRITE
BIT [7]
BIT [6]
BIT [5]
BIT [4]
BIT [3]
BIT [2]
BIT[1]
BIT [0]
COMMENT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GCC10DRYN-S734 | CONN EDGECARD 20POS DIP .100 SLD |
| VI-B1Y-EV | CONVERTER MOD DC/DC 3.3V 99W |
| 155880-000 | SOLDER SLEEVE 11MM DIA SHIELD |
| VI-2VR-EX | CONVERTER MOD DC/DC 7.5V 75W |
| VI-2VP-EX | CONVERTER MOD DC/DC 13.8V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR17V258IVF | 制造商:Exar Corporation 功能描述: |
| XR17V258IV-F | 功能描述:UART 接口集成電路 66MHz Octal PCI UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR17V258IVTR-F | 功能描述:UART 接口集成電路 66MHz Octal PCI UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR17V352 | 制造商:EXAR 制造商全稱:EXAR 功能描述:HIGH PERFORMANCE DUAL PCI EXPRESS UART |
| XR17V352IB-0A-EVB | 功能描述:界面開發(fā)工具 Eval Board for XR17V352IB Series RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。