REV. 1.0.2 66MHZ PCI BUS OCTAL UART WITH POWER MANAGEMENT SUPPORT FCTR[4]: Infrared RX Input Logic Select " />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� XR17V258IV-0A-EVB
寤犲晢锛� Exar Corporation
鏂囦欢闋佹暩(sh霉)锛� 51/69闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� EVAL BOARD FOR XR17V258 144LQFP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
绯诲垪锛� *
XR17V258
55
REV. 1.0.2
66MHZ PCI BUS OCTAL UART WITH POWER MANAGEMENT SUPPORT
FCTR[4]: Infrared RX Input Logic Select
Logic 0 = Select RX input as active HIGH encoded IrDA data, normal, (default).
Logic 1 = Select RX input as active LOW encoded IrDA data, inverted.
FCTR [3:0] - Auto RTS/DTR Flow Control Hysteresis Select
These bits select the auto RTS/DTR flow control hysteresis and only valid when TX and RX Trigger Table-D is
selected (FCTR bit [7:6] are set to logic 1). The RTS/DTR hysteresis is referenced to the RX FIFO trigger level.
After reset, these bits are set to logic 0 selecting the next FIFO trigger level for hardware flow control. Table 20
below shows the 16 selectable hysteresis levels.
TABLE 20: 16 SELECTABLE HYSTERESIS LEVELS WHEN TRIGGER TABLE-D IS SELECTED
FCTR BIT [3]
FCTR BIT [2]
FCTR BIT [1]
FCTR BIT [0]
RTS/DTR HYSTERESIS
(CHARACTERS)
0
1
+/- 4
0
1
0
+/- 6
0
1
+/- 8
0
1
0
+/- 8
0
1
0
1
+/- 16
0
1
0
+/- 24
0
1
+/- 32
1
0
+/- 12
1
0
1
+/- 20
1
0
+/- 28
1
+/- 36
1
0
+/- 40
1
0
1
+/- 44
1
0
1
0
+/- 48
1
0
1
+/- 52
5.14
Enhanced Feature Register (EFR) - Read/Write
Enhanced features are enabled or disabled using this register. Bits [3:0] provide single or dual consecutive
character software flow control selection (see Table 21). When the Xon1 and Xon2 and Xoff1 and Xoff2 modes
are selected, the double 8-bit words are concatenated into two sequential characters. Caution: note that
whenever changing the TX or RX flow control bits, always reset all bits back to logic 0 (disable) before
programming a new setting.
EFR[7]: Auto CTS Flow Control Enable
Automatic CTS or DSR Flow Control.
Logic 0 = Automatic CTS/DSR flow control is disabled (default).
Logic 1 = Enable Automatic CTS/DSR flow control. Transmission stops when CTS/DSR# pin de-asserts
(HIGH). Transmission resumes when CTS/DSR# pin is asserted (LOW). The selection for CTS# or DSR# is
through MCR bit [2].
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
GCC10DRYN-S734 CONN EDGECARD 20POS DIP .100 SLD
VI-B1Y-EV CONVERTER MOD DC/DC 3.3V 99W
155880-000 SOLDER SLEEVE 11MM DIA SHIELD
VI-2VR-EX CONVERTER MOD DC/DC 7.5V 75W
VI-2VP-EX CONVERTER MOD DC/DC 13.8V 75W
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
XR17V258IVF 鍒堕€犲晢:Exar Corporation 鍔熻兘鎻忚堪:
XR17V258IV-F 鍔熻兘鎻忚堪:UART 鎺ュ彛闆嗘垚闆昏矾 66MHz Octal PCI UART RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 鏁�(sh霉)鎿�(j霉)閫熺巼:3 Mbps 闆绘簮闆诲-鏈€澶�:3.6 V 闆绘簮闆诲-鏈€灏�:2.7 V 闆绘簮闆绘祦:20 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 灏佽 / 绠遍珨:LQFP-48 灏佽:Reel
XR17V258IVTR-F 鍔熻兘鎻忚堪:UART 鎺ュ彛闆嗘垚闆昏矾 66MHz Octal PCI UART RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 鏁�(sh霉)鎿�(j霉)閫熺巼:3 Mbps 闆绘簮闆诲-鏈€澶�:3.6 V 闆绘簮闆诲-鏈€灏�:2.7 V 闆绘簮闆绘祦:20 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 灏佽 / 绠遍珨:LQFP-48 灏佽:Reel
XR17V352 鍒堕€犲晢:EXAR 鍒堕€犲晢鍏ㄧū:EXAR 鍔熻兘鎻忚堪:HIGH PERFORMANCE DUAL PCI EXPRESS UART
XR17V352IB-0A-EVB 鍔熻兘鎻忚堪:鐣岄潰闁嬬櫦(f膩)宸ュ叿 Eval Board for XR17V352IB Series RoHS:鍚� 鍒堕€犲晢:Bourns 鐢�(ch菐n)鍝�:Evaluation Boards 椤炲瀷:RS-485 宸ュ叿鐢ㄤ簬瑭曚及:ADM3485E 鎺ュ彛椤炲瀷:RS-485 宸ヤ綔闆绘簮闆诲:3.3 V