Rev.1.01 Figure 17. Pixel Rate Clock Timing with SPIXopt=0 (Default) Figure 18. Pixel Rate Clock Timing with SPIXopt=1 SPIXopt In t" />
參數(shù)資料
型號: XRD98L63EVAL
廠商: Exar Corporation
文件頁數(shù): 17/41頁
文件大小: 0K
描述: EVAL BOARD FOR XRD98L63
標準包裝: 1
系列: *
XRD98L63
24
Rev.1.01
Figure 17. Pixel Rate Clock Timing with SPIXopt=0 (Default)
Figure 18. Pixel Rate Clock Timing with SPIXopt=1
SPIXopt
In the default case (Figure 17) SPIXopt=0, the signal
controlling the internal Sample Video switches,
φ2, is
generated from only the SPIX pulse. This mode is
intended for camera systems where the designer has
the ability to externally fine tune both the rising and
falling edges of SPIX to achieve the best performance.
When SPIXopt = 1 (Figure 18),
φ2 is generated from a
combination of SBLK and SPIX.
φ2 will turn ON the
internal sample video switches by a programmed delay
after the SBLK pulse ends. The turn ON delay is
programmed by the addition of SBdly[5:3] and
SPdly[8:6].
φ2 will turn OFF the sample video switches
at the end of the SPIX pulse.
CCD Signal
SBLK
SPIX
ADCLK
Black Level
Video
Level
φ2
CCD Signal
SBLK
SPIX
ADCLK
Black Level
Video
Level
φ2
SBdly[5:3] + SPdlyB[8:6]
相關(guān)PDF資料
PDF描述
1589449-6 STRIP CON
GBC43DCSH CONN EDGECARD 86POS DIP .100 SLD
EBM22DTKD-S288 CONN EDGECARD 44POS .156 EXTEND
1-1499687-4 AMPTRAC I/O 2MM CABLE 12POS 14FT
VI-25K-EY CONVERTER MOD DC/DC 40V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRD98L63ZEVAL 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Board (Solder) XRD98L63AIV RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
XRDAN27 制造商:EXAR 制造商全稱:EXAR 功能描述:Compensating for Zero Order Hold Effects
XRDAN28 制造商:EXAR 制造商全稱:EXAR 功能描述:Frequency Response Effects of Overampling and Averaging on A/D Output Data
XRDAN29 制造商:EXAR 制造商全稱:EXAR 功能描述:Criteria for Accurate Sampling of Analog Signals
XRDAN30 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS Current Output D/A Converter Design Concepts for Wide Bandwidth Applications