參數(shù)資料
型號： XRT79L74IB
廠商： EXAR CORP
元件分類： 數(shù)字傳輸電路
英文描述： 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
中文描述： ATM NETWORK INTERFACE, PBGA456
封裝： 27 X 27 MM, 1 MM PITCH, PLASTIC, BGA-456
文件頁數(shù)： 25/70頁
文件大?。?/td> 547K
代理商： XRT79L74IB
PRELIMINARY
XRT79L74
REV. P1.0.0
4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
23
A11
TxMod
I
Transmit PPP Data Bus - Modulo Indicator:
This input pin is used to specify the number of valid packet octets are being
placed on the TxPData[15:0] input pins.
The Link Layer Processor is expected to set this input pin "Low" when both bytes
on the TxPData[15:0] data bus is valid packet data. Conversely, the Link Layer
Processor is expected to set this input pin "High" when only the upper octet has
valid packet data.
N
OTES
:
1.
This input pin is only active if the XRT79L74 has been configured to
operate in the PPP Mode.
2.
The Link Layer Processor is expected to set this input pin to the
appropriate state, as each 16-bit word is being written into the
TxPData[15:0] data bus.
C3
B2
A1
A2
B3
A3
D5
C4
B4
A4
C5
B5
A5
C6
B6
A6
TxUData_0/
TxPData_0
TxUData_1/
TxPData_1
TxUData_2/
TxPData_2
TxUData_3/
TxPData_3
TxUData_4/
TxPData_4
TxUData_5/
TxPData_5
TxUData_6/
TxPData_6
TxUData_7/
TxPData_7
TxUData_8/
TxPData_8
TxUData_9/
TxPData_9
TxUData_10/
TxPData_10
TxUData_11/
TxPData_11
TxUData_12/
TxPData_12
TxUData_13/
TxPData_13
TxUData_14/
TxPData_14
TxUData_15/
TxPData_15
I
Transmit UTOPIA Data Bus Inputs/Transmit POS-PHY Data Bus Inputs:
The function of these input pins depends upon whether the XRT79L74 is operat-
ing in the ATM UNI Mode or in the PPP Mode.
ATM UNI Operation - TxUData[15:0]:
These input pins comprise the Transmit UTOPIA Data Bus input pins. When the
ATM Layer Processor wishes to transmit ATM cell data through the XRT72L74
ATM UNI, it must place this data on these pins. The data, on the Transmit UTO-
PIA Data Bus is latched into the Transmit UTOPIA Interface block upon the rising
edge of TxUClk.
PPP Operation - TxPDATA[15:0]
These input pins comprise the Transmit POS-PHY Data Bus input pins. When a
Network Processor wishes to transmit PPP data through the XRT79L74 Framer/
UNI IC, it must place this data on these pins. The data, on the Transmit POS-
PHY Data Bus is latched into the Transmit POS-PHY Interface block upon the ris-
ing edge of TxPClk.
P
IN
#
N
AME
TYPE
D
ESCRIPTION
相關(guān)PDF資料
PDF描述
XRT8000ID Clock Synchronizer/Adapter for Communications
XRT8000 Clock Synchronizer/Adapter for Communications(用于通訊的時(shí)鐘同步設(shè)備/調(diào)整器)
XRT8001 WAN Clock for T1 and E1 Systems
XRT8001ID WAN Clock for T1 and E1 Systems
XRT8001IP WAN Clock for T1 and E1 Systems
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT8000 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications
XRT8000_06 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications
XRT8000D 制造商:EXAR 制造商全稱:EXAR 功能描述:CLOCK SYNCHRONIZER/ADAPTER FOR COMMUNICATIONS
XRT8000ES 功能描述:鎖相環(huán) - PLL WAN CLOCK RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
XRT8000ID 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*