- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376462 > XRT8001ID (EXAR CORP) WAN Clock for T1 and E1 Systems PDF資料下載
參數(shù)資料
| 型號： | XRT8001ID |
| 廠商： | EXAR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | WAN Clock for T1 and E1 Systems |
| 中文描述： | 8001 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO18 |
| 封裝： | 0.300 INCH, SOIC-18 |
| 文件頁數(shù)： | 41/48頁 |
| 文件大小： | 1054K |
| 代理商： | XRT8001ID |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
XRT8001
41
Rev. 1.01
NOTE:
In order to synthesize and output a clock signal via
the “CLK1” output pin, the user must write a “1” into the D0
(PL1EN) bit-field within Command Register, CR0, as indi-
cated above.
This step configures the XRT8001 WAN to operate in
the “E1 to T1 Forward/Master” Mode. In this mode, the
XRT8001 WAN Clock will be configured to accept a “Q
x 2.048MHz” clock signal via the “FIN” input and will
synthesize a 1.544MHz clock signal via both the
“CLK1” and “CLK2” output pins.
STEP 3
– Next specify the value for “Q” (e.g., as in “Q
x 2.048MHz” clock signal, which will be applied to the
“FIN” input).
In this application, the value for “Q” is “1”. Hence, the
user must configure the XRT8001 WAN Clock to use
this value for “Q”, by writing the binary value for “Q – 1”
into Command Register, CR1. In this application, the
user should write “0000” into the Command Register,
as indicated below.
Command Register, CR1 (Address = 0x01)
D4
D3
M4
M3
0
0
NOTE:
In order to synthesize and output a clock signal via
the “CLK2” output pin, the user must write a “1” into the “D0
(PL2EN) bit-field within Command Register, CR1, as indi-
cated above.
D2
M2
0
D1
M1
0
D0
PL2EN
1
STEP 4
– Write the binary value “11111” into both
Command Registers CR2 and CR3. This is necessary
in order to ensure proper operation of the XRT8001
WAN Clock.
STEP 5
– Enable the desired output signals: SYNC,
CLK1, CLK2, and LOCKDET. This is accomplished by
writing a “1” into the corresponding bit-field, within
Command Register, CR4, as illustrated below.
Command Register, CR4 (Address = 0x04)
D4
D3
SYNCEN CLK1EN CLK2EN LDETDIS2 LDETDIS1
1
1
1
D2
D1
D0
1
1
Once the user has executed these five steps, then the
circuitry (in Figure 6) is now configured to accept a
2.048MHz clock signal (from the T1/E1 LIU) and
synthesize a 1.544MHz clock signal.
Configuring the Circuitry in Figure 24 to accept a
1.544MHz clock signal and synthesize a 1.544MHz
clock signal.
The user can configure the circuitry (within Figure 6) to
accept a 1.544MHz clock signal, and synthesize a
1.544MHz clock signal, by executing the following four
(4) steps.
STEP 1
– Drive the “E1/T1* SELECT” input pin to
“LOW”. This step configures the “2:1 MUX” to select
and apply the 8kHz clock signal to the “FIN” input of the
XRT8001 WAN Clock, and configures the XRT8001
WAN Clock into the “Slave” Mode.
NOTE:
The next few steps will be devoted to configuring
the XRT8001 WAN Clock into the “Reverse/Slave” Mode.
STEP 2
– Write the binary value “1000” into Command
Register CR0, within the XRT8001 WAN Clock, as
indicated below.
Command Register, CR0 (Address = 0x00)
D4
D3
IOC4
IOC3
1
0
NOTE:
In order to synthesize and output a clock signal via
the “CLK1” output pin, the user must write a “1” into the “D0
(PL1EN) bit-field within Command Register, CR0, as indi-
cated above
.
D2
IOC2
0
D1
IOC1
0
D0
PL1EN
1
This step configures the XRT8001 WAN to operate in
the “Reverse/Slave” Mode. In this mode, the XRT8001
WAN Clock will be configured to accept an 8kHz clock
signal via the “FIN” input and will synthesize a
1.544MHz clock signal via both the “CLK1” and “CLK2”
output pins.
STEP 3
– Write the binary expression “0000” into bit-
fields D4 through D1, within Command Register CR1,
as illustrated below.
相關PDF資料 |
PDF描述 |
|---|---|
| XRT8001IP | WAN Clock for T1 and E1 Systems |
| XRT8010 | 312MHZ CLOCK & CRYSTAL MULTIPLIER WITH LVDS OUTPUTS |
| XRT8010IL | 312MHZ CLOCK & CRYSTAL MULTIPLIER WITH LVDS OUTPUTS |
| XRT8020 | 650 MHZ CLOCK & CRYSTAL MULTIPLIER WITH LVDS OUTPUTS |
| XRT8020IL | 650 MHZ CLOCK & CRYSTAL MULTIPLIER WITH LVDS OUTPUTS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XRT8001ID-F | 功能描述:鎖相環(huán) - PLL 3.3V-5V temp -45 to 85C RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| XRT8001ID-F | 制造商:Exar Corporation 功能描述:WAN Clock IC |
| XRT8001IDTR-F | 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| XRT8001IP | 制造商:EXAR 制造商全稱:EXAR 功能描述:WAN Clock for T1 and E1 Systems |
| XRT8001IP-F | 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。