XRT83SL314
xr
REV. 1.0.1
14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
65
TABLE 44: MICROPROCESSOR REGISTER 0XE3H BIT DESCRIPTION
D6
RxTCNTL
Receive Termination Select Control
This bit sets the LIU to control the RxTSEL function with either the
individual channel register bit or the global hardware pin.
0 = Control of the receive termination is set to the register bits
1 = Control of the receive termination is set to the hardware pin
R/W
0
D5
D4
D3
D2
D1
D0
EQFLAG5
EQFLAG4
EQFLAG3
EQFLAG2
EQFLAG1
EQFLAG0
Equalizer Attenuation Flag
EQFLAG[5:0] is used to generate an interrupt condition for an
RLOS other than the default setting described in the datasheet. A
desired value can be programmed into this register. If EQFLAGE
is enabled in register 0x04h and if this 6-Bit binary word is equal to
the 6-Bit cable loss indicator, an interrupt will be generated.
R/W
0
GLOBAL REGISTER (0XE3H)
BIT
NAME
FUNCTION
Register
Type
Default
Value
(HW reset)
D7
Reserved
This Register Bit is Not Used
R/W
0
D6
Reserved
This Register Bit is Not Used
R/W
0
D5
Reserved
This Register Bit is Not Used
R/W
0
D4
Reserved
This Register Bit is Not Used
R/W
0
D3
D2
SL1
SL0
Slicer Level Select
00 = 50%
01 = 45%
10 = 55%
11 = 68%
R/W
0
D1
D0
EQG1
EQG0
Equalizer Gain Control
00 = Normal
01 = Reduce Gain by 1dB
10 = Reduce Gain by 3dB
11 = Normal
R/W
0
GLOBAL REGISTER (0XE2H)
BIT
NAME
FUNCTION
Register
Type
Default
Value
(HW reset)