- 您現在的位置：買賣IC網 > PDF目錄376464 > XRT91L82 (Exar Corporation) 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER PDF資料下載
參數資料
| 型號： | XRT91L82 |
| 廠商： | Exar Corporation |
| 英文描述： | 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER |
| 中文描述： | 2.488/2.666 Gbps的STS-48/STM-16的SONET / SDH收發(fā)器 |
| 文件頁數： | 33/59頁 |
| 文件大?。?/td> | 414K |
| 代理商： | XRT91L82 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
xr
REV. P1.0.5
PRELIMINARY
2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L82
30
4.0
DIAGNOSTIC FEATURES
4.1
RLOOPS_PRBSCLR is a dual function pin that serves as both serial remote loopback enable and PRBS error
clear function. The serial remote loopback function is activated by setting RLOOPS_PRBSCLR "Low". When
serial remote loopback is activated, the high-speed serial receive data from RXIP/N is presented at the high-
speed transmit output TXOP/N, and the high-speed recovered clock is selected and presented to the high-
speed transmit clock output TXSCLKOP/N. During serial remote loopback, the high-speed receive data (RXIP/
N) is also converted to parallel data and presented at the low-speed receive parallel interface RXDO[15:0]P/N.
The recovered receive clock is also divided by 16 and presented at the low-speed clock output RXPCLKOP/N
to synchronize the transfer of the 16-bit received parallel data. In PRBS Test Mode, serial remote loopback is
not available when the PRBS generator and analyzer is enabled. This pin serve as the PRBS error clear
(PRBSCLR) function to reset the PRBS_ERR error output indicator. A simplified block diagram of serial
remote loopback is shown in Figure 18.
Serial Remote Loopback
4.2
RLOOPP controls a more comprehensive version of remote loopback that can also be used in conjunction with
the de-jitter PLL that is phase locked to the recovered receive clock. In this mode, the received signal is
processed by the CDR, and is sent through the serial to parallel converter. At this point, the 16-bit parallel data
and clock are looped back to the transmit FIFO. Concurrently, if receive clock jitter attenuation is also
employed, the received clock is divided down in frequency and presented to the input of the integrated phase/
frequency detector and is compared to the frequency of a VCXO that is connected to the VCXO_IN input. With
the LOOPTM_JA configured to use the recovered receive clock as the reference and VCXO_SEL asserted,
the VCXO is phase locked to the recovered receive clock. The de-jittered clock is then used to retime the
transmitter, resulting in the re-transmission of the de-jittered received data out of TXOP/N. A FIFO reset using
FIFO_RST should follow immediately after enabling/disabling parallel remote loopback. A simplified block
diagram of parallel remote loopback is shown in Figure 19.
Parallel Remote Loopback (Host Mode Only)
F
IGURE
18. S
ERIAL
R
EMOTE
L
OOPBACK
F
IGURE
19. P
ARALLEL
R
EMOTE
L
OOPBACK
PISO
Re-Timer
CML
Output Drivers
FIFO
SIPO
CDR
CML
Input Drivers
Serial Remote Loopback
RX Parallel Output
TX Serial Output
RX Serial Input
PISO
Re-Timer
CML
Output Drivers
FIFO
SIPO
CDR
CML
Input MUX
Parallel Remote Loopback
RX Parallel Output
TX Serial Output
RX Serial Input
相關PDF資料 |
PDF描述 |
|---|---|
| XRT91L82IB | 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT94L31_07 | 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC |
| XRT94L31 | 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER |
| XRT94L31IB | 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER |
| XRT94L43A | SONET/SDH OC-12 TO 12XDS3/E3 MAPPER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XRT91L82ES | 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| XRT91L82IB | 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| XRT91L82IB-F | 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| XRT94L31 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC |
| XRT94L31_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。