- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376464 > XRT91L82 (Exar Corporation) 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER PDF資料下載
參數(shù)資料
| 型號： | XRT91L82 |
| 廠商： | Exar Corporation |
| 英文描述： | 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER |
| 中文描述： | 2.488/2.666 Gbps的STS-48/STM-16的SONET / SDH收發(fā)器 |
| 文件頁數(shù)： | 58/59頁 |
| 文件大?。?/td> | 414K |
| 代理商： | XRT91L82 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當(dāng)前第58頁第59頁
XRT91L82
2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
PRELIMINARY
xr
REV. P1.0.5
55
P1.0.3
March 2005
1.Moved microprocessor SDI pin from D10 to pin C10 and SCLK from D4 to pin
D12.
2.Moved CP_OUT from pin F14 pin to pin F1 for Host Mode operation only.
3.Moved VCXO_IN from pin E14 to pin E4.
4.Removed IN_TERM in pin E4 to reflect enhanced internal bus termination sup-
port.
5.Added RXCAP1P and RXCAP1N/CP_OUT on pins E1 and F1 for external loop
filter capacitors.
5.Added XRES1P and XRES1N LVDS biasing external resistors on pins E14 and
F14.
6.Renamed RESETB, TXSCLKODIS, FIFO_RST/SCLK, REFREQSEL1,
SEREF_EN, RLOOPS/PRBS_CLEAR, DLOOP, TX_SWING, TEST_MODE,
PRBS_NOLOCK, RXCLKP/N, RXLCKREF, DISRD, DISRDCLK, LOSEXT pins to
RESET, TXSCLKOOFF, FIFO_RST, REFREQSEL1/SCLK, SEREF_DIS,
RLOOPS_PRBSCLR, DLOOP, TXSWING, PRBS_EN, PRBS_ERR, RXP-
CLKOP/N, RXLCKREF, DISRD, DISRDCLK, SDEXT respectively to reflect active
low assertion and more precise functionality.
7.Renamed and updated bit description of VDD_3.3 to VDD_IO for 3.3V LVPECL
/1.8V LVDS I/O references.
8.Updated STBGA pinout to include above mentioned changes.
9.Retouched 91L82 Block Diagram.
10.Corrected RXDO[15:0]P/N description error from ’updated on rising edge’ to
’updated on falling edge’ of RXPCLKOP/N.
11.Corrected PRBS_EN, FIFO_RST, TXSCLKOOFF description errors .
12.Removed unsupported note for transparent mode FIFO operation in section
3.3 and enhanced and corrected FIFO reset operation description.
13.Corrected Figure 14, “Loop Timing Mode Using an External Cleanup VCXO
(Host Mode Only)
14.Added CMU and CDR performace tables.
15.Added CML input swing characteristics.
16.Added external loop filter and LVDS biasing resistor diagrams.
17.Added Data Latency in section 1.0.
18.Updated transmit and receive timing diagrams and timing table specifications.
19.Removed all references to limiting amplifier.
20.Significantly enhanced Signal Detection/LOS section description.
21.Change MHz to Mbps to reflect Parallel data I/O and Serial I/O more accu-
rately. Corrected and enhanced PISO and SIPO diagrams.
22.Added JTAG input pin pull-up and pull-down descriptions.
23.Moved FIFO figure from sect 3.6 to section 3.3.
24.Enlarged CML output swing figure.
25.Added directional arrows for RXIP/N and TXOP/N.
26.Added place holders for jitter performance charts.
27.Reformatted AC/DC electrical characteristics tables.
28.Rearrange Pin List format and formatted Table Header shading.
29.Added cross-reference for register bits and corrected mispellings and
retouched bit descriptions.
30.Updated Microprocessor Register Bits and Descriptions to reflect changes.
31.Changed OC-48 to STS-48 name.
REVISION HISTORY
R
EVISION
#
D
ATE
D
ESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT91L82IB | 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT94L31_07 | 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC |
| XRT94L31 | 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER |
| XRT94L31IB | 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER |
| XRT94L43A | SONET/SDH OC-12 TO 12XDS3/E3 MAPPER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT91L82ES | 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| XRT91L82IB | 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| XRT91L82IB-F | 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| XRT94L31 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC |
| XRT94L31_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。