- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372956 > XWM8191CFT (Wolfson Microelectronics) 14-bit 6MSPS CIS/CCD Analogue Front End/Digitiser PDF資料下載
參數(shù)資料
| 型號： | XWM8191CFT |
| 廠商： | Wolfson Microelectronics |
| 英文描述： | 14-bit 6MSPS CIS/CCD Analogue Front End/Digitiser |
| 中文描述： | 14位6MSPS獨(dú)聯(lián)體/防治荒漠化公約模擬前端/數(shù)字轉(zhuǎn)換器 |
| 文件頁數(shù)： | 11/27頁 |
| 文件大?。?/td> | 355K |
| 代理商： | XWM8191CFT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
Advanced Information
WM8191
WOLFSON MICROELECTRONICS LTD
AI Rev 3.1 April 2001
11
DEVICE DESCRIPTION
INTRODUCTION
A block diagram of the device showing the signal path is presented on Page 1.
The WM8191 samples up to three inputs (RINP, GINP and BINP) simultaneously. The device then
processes the sampled video signal with respect to the video reset level or an internally/externally
generated reference level using either one or three processing channels.
Each processing channel consists of an Input Sampling block with optional Reset Level Clamping
(RLC) and Correlated Double Sampling (CDS), a 8-bit programmable offset DAC and an 8-bit
Programmable Gain Amplifier (PGA).
The ADC then converts each resulting analogue signal to a 14-bit digital word. The digital output from
the ADC is presented on a 14-bit wide bus, with optional 8+6-bit, 7+7-bit or 4+4+4+2-bit multiplexed
formats.
On-chip control registers determine the configuration of the device, including the offsets and gains
applied to each channel. These registers are programmable via a serial or parallel interface.
INPUT SAMPLING
The WM8191 can sample and process one to three inputs through one or three processing channels
as follows:
Colour Pixel-by-Pixel:
The three inputs (RINP, GINP and BINP) are simultaneously sampled for
each pixel and a separate channel processes each input. The signals are then multiplexed into the
ADC, which converts all three inputs within the pixel period.
Monochrome:
A single chosen input (RINP, GINP, or BINP) is sampled, processed by the
corresponding channel, and converted by the ADC. The choice of input and channel can be changed
via the control interface, e.g. on a line-by-line basis if required.
Colour Line-by-Line:
A single chosen input (RINP, GINP, or BINP) is sampled and multiplexed into
the red channel for processing before being converted by the ADC. The input selected can be
switched in turn (RINP
→
GINP
→
BINP
→
RINP
…
) together with the PGA and offset DAC control
registers by pulsing the RLC/ACYC pin. This is known as auto-cycling. Alternatively, other sampling
sequences can be generated via the control registers. This mode causes the blue and green
channels to be powered down. Refer to the Line-by-Line Operation section for more details.
RESET LEVEL CLAMPING (RLC)
To ensure that the signal applied to the WM8191 lies within its input range (0V to AVDD) the CCD
output signal is usually level shifted by coupling through a capacitor, C
IN.
The RLC circuit clamps the
WM8191 side of this capacitor to a suitable voltage during the CCD reset period.
A typical input configuration is shown in Figure 8 A clamp pulse, CL, is generated from MCLK and
VSMP by the Timing Control Block. When CL is active the voltage on the WM8191 side of C
IN
, at
RINP, is forced to the VRLC/VBIAS voltage (V
VRLC
) by switch 1. When the CL pulse turns off, the
voltage at RINP initially remains at V
VRLC
but any subsequent variation in sensor voltage (from reset
to video level) will couple through C
IN
to RINP.
RLC is compatible with both CDS and non-CDS operating modes, as selected by switch 2. Refer to
the CDS/Non-CDS Processing section.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XWM8706EDS | 24-bit, 192kHz Stereo DAC with Volume Control |
| XWM8711EDS | Internet Audio DAC with Integrated Headphone Driver |
| XWM8721EDS | Internet Audio DAC with Integrated Headphone Driver |
| XWM8722EDS | Stereo DAC with Integrated Tone Generator and Line/Variable Level Outputs |
| XWM8728EDS | 24-bit, 192kHz Stereo DAC with Volume Control and DSD Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XWM8192 | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:(88) Bit Output 16-bit CIS/CCD AFE/Digitiser |
| XWM8192CDW/V | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:(88) Bit Output 16-bit CIS/CCD AFE/Digitiser |
| XWM81955CFT/RV | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:14-bit 12MSPS CIS/CCD Analogue Front End/Digitiser |
| XWM8195CFT | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:14-bit 12MSPS CIS/CCD Analogue Front End/Digitiser |
| XWM8195SCFT/V | 功能描述:電信線路管理 IC 14Bit 12MSPS 3Ch AFE RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。