參數(shù)資料
型號: XWM8191CFT
廠商: Wolfson Microelectronics
英文描述: 14-bit 6MSPS CIS/CCD Analogue Front End/Digitiser
中文描述: 14位6MSPS獨聯(lián)體/防治荒漠化公約模擬前端/數(shù)字轉(zhuǎn)換器
文件頁數(shù): 16/27頁
文件大?。?/td> 355K
代理商: XWM8191CFT
WM8191
Advanced Information
WOLFSON MICROELECTRONICS LTD
AI Rev 3.1 April 2001
16
CONTROL INTERFACE
The internal control registers are programmable via the serial or parallel digital control interface. The
register contents can be read back via the parallel interface on pins OP[13:6], or via the serial
interface on pin OP[13]/SDO.
SERIAL INTERFACE: REGISTER WRITE
Figure 14 shows register writing in serial mode. Three pins, SCK, SDI and SEN are used. A six-bit
address (a5, 0, a3, a2, a1, a0) is clocked in through SDI, MSB first, followed by an eight-bit data
word (b7, b6, b5, b4, b3, b2, b1, b0), also MSB first. Each bit is latched on the rising edge of SCK.
When the data has been shifted into the device, a pulse is applied to SEN to transfer the data to the
appropriate internal register. Note all valid registers have address bit a4 equal to 0 in write mode.
SCK
SEN
SDI
a5
0
a3
Address
a2
a1
a0
b7
b6
b5
b4
b3
b2
b1
b0
Data Word
Figure 14 Serial Interface Register Write
SERIAL INTERFACE: REGISTER READ-BACK
Figure 15 shows register read-back in serial mode. Read-back is initiated by writing to the serial bus
as described above but with address bit a4 set to 1, followed by an 8-bit dummy data word. Writing
address (a5, 1, a3, a2, a1, a0) will cause the contents (d7, d6, d5, d4, d3, d2, d1, d0) of
corresponding register (a5, 0, a3, a2, a1, a0) to be output MSB first on pin SDO (on the falling edge
of SCK). Note that pin SDO is shared with an output pin, OP[13], therefore OEB should always be
held low when register read-back data is expected on this pin. The next word may be read in to SDI
while the previous word is still being output on SDO.
SCK
SEN
SDI
a5
1
a3 a2 a1 a0
Address
x
x
x
Data Word
x
x
x
x
x
d7 d6 d5 d4 d3 d2 d1 d0
Output Data Word
SDO/
OP[13]
OEB
Figure 15 Serial Interface Register Read-back
PARALLEL INTERFACE: REGISTER WRITE
Figure 16 shows register write in parallel mode. The parallel interface uses bits OP[13:6] of the
output bus and the STB, DNA and RNW pins. Pin RNW must be low during a write operation. The
DNA pin defines whether the data byte is address (low) or data (high). The 6-bit address (a5, 0, a3,
a2, a1, a0) is input into OP[11:6], LSB into OP[6], (OP[12] and OP[13] are ignored) when DNA is low,
then the 8-bit data word is input into OP[13:6], LSB into OP[6], when DNA is high. The data bus
OP[13:6] for both address and data is clocked in on the falling edge of STB. Note all valid registers
have address bit a4 equal to 0.
相關(guān)PDF資料
PDF描述
XWM8706EDS 24-bit, 192kHz Stereo DAC with Volume Control
XWM8711EDS Internet Audio DAC with Integrated Headphone Driver
XWM8721EDS Internet Audio DAC with Integrated Headphone Driver
XWM8722EDS Stereo DAC with Integrated Tone Generator and Line/Variable Level Outputs
XWM8728EDS 24-bit, 192kHz Stereo DAC with Volume Control and DSD Support
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XWM8192 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:(88) Bit Output 16-bit CIS/CCD AFE/Digitiser
XWM8192CDW/V 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:(88) Bit Output 16-bit CIS/CCD AFE/Digitiser
XWM81955CFT/RV 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:14-bit 12MSPS CIS/CCD Analogue Front End/Digitiser
XWM8195CFT 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:14-bit 12MSPS CIS/CCD Analogue Front End/Digitiser
XWM8195SCFT/V 功能描述:電信線路管理 IC 14Bit 12MSPS 3Ch AFE RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray