參數(shù)資料
型號: Z80L182
廠商: ZiLOG, Inc.
英文描述: CAP .0001UF 50V POLYPROPYLENE
中文描述: ZiLOG的智能外設控制器(郵編⑩)
文件頁數(shù): 11/109頁
文件大?。?/td> 738K
代理商: Z80L182
3-11
Z80182/Z8L182
Z
ILOG
I
NTELLIGENT
P
ERIPHERAL
P R E L I M I N A R Y
Zilog
DS971820600
MULTIPLEXED PIN DESCRIPTIONS
A18/T
During Reset, this pin is initialized as an A18 pin.
If either TOC1 or TOC0 bit of the Timer Control Register
(TCR) is set to 1, The T
function is selected. If TOC1 and
TOC0 bits are cleared to 0, the A18 function is selected.
In normal user mode (on-chip bus master), the A18 signal
for the chip select logic is obtained from the CPU before
the external pin is muxed as A18/T
. Therefore, the
selection of T
will not affect the operation of the 182 chip
select logic. However, in adapter mode (off-chip bus
master), the A18 signal MUST be provided by the external
bus master.
CKA0//DREQ0.
During Reset, this pin is initialized as
CKA0 pin. If either DM1 or SM1 in the DMA Mode Register
(DMODE) is set to 1, /DREQ0 function is always selected.
CKA1//TEND0.
During Reset, this pin is initialized as
CKA1 pin. If CKA1D bit in the ASCI control register
Ch1(CNTLA1) is set to 1, /TEND0 function is selected. If
CKA1D bit is set to 0, CKA1 function is selected.
RxS//CTS1.
During Reset, this pin is initialized as the RxS
pin. If CTS1E bit in the ASCI status register Ch1 (STAT1) is
set to 1, /CTS1 function is selected. If CTS1E bit is set to 0,
RxS function is selected. This pin is also multiplexed with
PB7 based on bit 6 in the System Configuration Register.
The pins below are triple-multiplexed based upon the
values of bit 1 and bit 2 of the System Configuration
Register. The pins are configured as Table 2 specifies. On
Reset, both bits 1 and 2 are 0, so /TEND1,TxS,CKS are
selected.
Table 2. Triple Multiplexed Pins
Bit 1
Bit 2
Master Configuration Register
0
0
1
1
0
1
0
1
/TEND1,TxS,CKS
/RTSB,/DTR//REQB,/W//REQB
/TEND1,TxS,CKS
/HRxRDY,//HTxRDY,HINTR
The pins below are multiplexed based upon the value of bit
1 of the System Configuration register. If bit 1 is 0, then the
Z80182/Z8L182 Mode 0 (non-16550 MIMIC mode) signals
are selected; if bit 1 is 1, then Z80182/Z8L182 Mode 1
(16550 MIMIC mode) signals are selected. On Reset,
Z80182/Z8L182 Mode 0 is always selected as shown in
Table 3.
Table 3. Mode 0 and Mode 1 Multiplexed Pins
Z80182/Z8L182
Mode 0
Z80182/Z8L182
Mode 1
TxDB
RxDB
/TRxCB
/RTxCB
/SYNCB
/CTSB
/DCDB
PA7-PA0
/HDDIS
HA1
HA0
HA2
/HCS
/HWR
/HRD
HD7-HD0
相關PDF資料
PDF描述
Z8018533FSC SMART PERIPHERAL CONTROLLERS
Z8019533FSC SMART PERIPHERAL CONTROLLERS
Z80185 SMART PERIPHERAL CONTROLLERS
Z8018520FSC SMART PERIPHERAL CONTROLLERS
Z80195 SMART PERIPHERAL CONTROLLERS
相關代理商/技術參數(shù)
參數(shù)描述
Z80L18320ASC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
Z80L183AZ033SCRXXXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
Z80PIO 制造商:Zilog Inc 功能描述:
Z80S183 制造商:ZILOG 制造商全稱:ZILOG 功能描述:Family MPU
Z80S18333ASC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor