參數(shù)資料
型號(hào): Z80L182
廠商: ZiLOG, Inc.
英文描述: CAP .0001UF 50V POLYPROPYLENE
中文描述: ZiLOG的智能外設(shè)控制器(郵編⑩)
文件頁(yè)數(shù): 18/109頁(yè)
文件大?。?/td> 738K
代理商: Z80L182
3-18
Z80182/Z8L182
Z
ILOG
I
NTELLIGENT
P
ERIPHERAL
P R E L I M I N A R Y
Zilog
DS971820600
Z85230 ESCC
FUNCTIONAL DESCRIPTION
The Zilog Enhanced Serial Communication Controller
ESCC
is a dual channel, multiprotocol data communication
peripheral. The ESCC functions as a serial-to-parallel,
parallel-to-serial converter/controller. The ESCC can be
software-configured to satisfy a wide variety of serial
communications applications. The device contains a variety
of new, sophisticated internal functions including on-chip
baud rate generators, digital phase-lock loops, and crystal
oscillators, which dramatically reduce the need for external
logic.
The ESCC handles asynchronous formats, synchronous
byte-oriented protocols such as IBM
Bisync, and
synchronous bit-oriented protocols such as HDLC and
IBM SDLC. This versatile device supports virtually any
serial data transfer application (telecommunication, LAN,
etc.)
The device can generate and check CRC codes in any
synchronous mode and can be programmed to check
data integrity in various modes. The ESCC also has facilities
for modem control in both channels in applications where
these controls are not needed, the modem controls can be
used for general-purpose I/O.
With access to 14 Write registers and 7 Read registers per
channel (number of the registers varies depending on the
version), the user can configure the ESCC to handle all
synchronous formats regardless of data size, number of
stop bits, or parity requirements. The ESCC also
accommodates all synchronous formats including
character, byte, and bit-oriented protocols.
Within each operating mode, the ESCC also allows for
protocol variations by checking odd or even parity bits,
character insertion or deletion, CRC generation, checking
break and abort generation and detection, and many other
protocol-dependent features.
The ESCC (Enhanced SCC) is pin and software compatible
to the CMOS SCC version. The following enhancements
were made to the CMOS SCC:
I
Deeper Transmit FIFO (4 bytes)
I
Deeper Receive FIFO (8 bytes)
I
Programmable FIFO interrupt and DMA request level
I
Seven enhancements to improve SDLC link layer
supports:
- Automatic transmission of the opening flag
- Automatic reset of Tx Underrun/EOM latch
- Deactivation of /RTS pin after closing flag
- Automatic CRC generator preset
- Complete CRC reception
- TxD pin automatically forced High with NRZI
encoding when using mark idle
- Status FIFO handles better frames with an ABORT
- Receive FIFO automatically unlocked for special
receive interrupts when using the SDLC status FIFO
I
Delayed bus latching for easier microprocessor
interface
I
New programmable features added with Write Register
7' (WR seven prime)
I
Write registers, 3, 4, 5 and 10 are now readable
I
Read register 0 latched during access
I
DPLL counter output available as jitter-free transmitter
clock source
I
Enhanced /DTR, /RTS deactivation timing
相關(guān)PDF資料
PDF描述
Z8018533FSC SMART PERIPHERAL CONTROLLERS
Z8019533FSC SMART PERIPHERAL CONTROLLERS
Z80185 SMART PERIPHERAL CONTROLLERS
Z8018520FSC SMART PERIPHERAL CONTROLLERS
Z80195 SMART PERIPHERAL CONTROLLERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Z80L18320ASC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
Z80L183AZ033SCRXXXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
Z80PIO 制造商:Zilog Inc 功能描述:
Z80S183 制造商:ZILOG 制造商全稱:ZILOG 功能描述:Family MPU
Z80S18333ASC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor