- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373761 > Z80L182 (ZiLOG, Inc.) CAP .0001UF 50V POLYPROPYLENE PDF資料下載
參數(shù)資料
| 型號： | Z80L182 |
| 廠商： | ZiLOG, Inc. |
| 英文描述： | CAP .0001UF 50V POLYPROPYLENE |
| 中文描述： | ZiLOG的智能外設(shè)控制器（郵編⑩） |
| 文件頁數(shù)： | 66/109頁 |
| 文件大?。?/td> | 738K |
| 代理商： | Z80L182 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當(dāng)前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁
3-66
Z80182/Z8L182
Z
ILOG
I
NTELLIGENT
P
ERIPHERAL
P R E L I M I N A R Y
Zilog
DS971820600
Interrupt Vector Register
(Continued)
Table 16. Interrupt Status Bits
Bits 3, 2, 1
Interrupt Request
000
001
010
011
100
101
110
111
NO IRQ
FCR or Tx OVRN IRQ
DLL/DLM IRQ
LCR IRQ*
MCR IRQ*
RBR IRQ
TTO IRQ
THR IRQ
Note:
* The order of LCR and MCR does not follow that of the IE Register.
Bit 0 0/Opcode (Read/Write)
This bit is always 0 when the VIS bit is 1. If the VIS bit is 0,
this bit reads back what was last written to it.
The Interrupt Vector Register serves both interrupt modes.
When the VIS bit is 0, the last value written to the register
can be read back. If the VIS bit is 1, and an interrupt is
pending, the value read is the last value written to the
upper nibble plus the status for the interrupt that is pending.
If no interrupt is pending, then the last value written to the
upper nibble plus the lower nibble is read from the register.
If the vector includes the status, then the lower four bits of
the vector change asynchronously depending on the
interrupting source. Since this vector changes
asynchronously, then the interrupt service routine to read
the IVEC register might read the source of the most recent
IRQ/INTACK cycle if that IRQ does not have its IUS set.
0
0
0
0
0
0
0
0
D7
D6
D5
D4
D3
D2
D1
D0
16450 MIMIC mode Enable
RTO Timeout Enhancement
Reserved for
Future Use
Always write and
read as 0
TEMT Enable
XMIT Timeout Enable
RCVR Timeout Enable
XMIT Trigger LSB
XMIT Trigger MSB
Figure 64. FIFO Status and Control Register
(Z180 MPU Read/Write, Address xxECH)
Bit 7 and Bit 6 XMIT Trigger MSB,LSB
This field determines the number of bytes available to read
in the transmitter FIFO before an interrupt occurs to the
MPU (Table 17).
Table 17. Transmitter Trigger Level
b7
b6
Level (# bytes)
0
0
1
1
0
1
0
1
1
4
8
14
Bit 5 Receive Timeout Enable
This bit enables the Z80182/Z8L182 Receive Timeout
Timer that is used to emulate the four character timeout
delay that is specified by the 16550. If no read or write to
the RCVR FIFO has taken place and data bytes are
available, but are below the PC trigger level. If this timer
reaches zero, an interrupt is sent to the PC.
Bit 4 Transmitter Timeout Enable
This bit enables the Z80182/Z8L182 timer that is used to
interrupt the Z180 MPU if characters are available, but are
below the trigger level. The timer is enabled to count down
if this bit is 1 and the number of bytes is below the set
transmitter trigger level. The timer will timeout and interrupt
the MPU if no read or write to the XMIT FIFO takes place
within the timer interval.
Bit 3 Reserved.
Program to zero.
Bit 2 (Reset value = 0) TEMT/Double Buffer
When enabled the Tx buffer can hold one extra byte (2
bytes total in 16450 mode).
(Do not enable in 16550
mode.)
TEMT Emulation
If character delay emulation is not used the TEMT bit is
automated. (Refer to page 26 for TEMT/Double Buffer
information.)
Bit 1 RTO Timeout Enhancement
(Reset value = 0) Setting this bit will enable the RTO
timeout to emulate the 16550 device. When enabling this
feature, the receive timeout timer will not begin counting
down until the character emulation timer for each byte of
data in the Rx FIFO has expired.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z8018533FSC | SMART PERIPHERAL CONTROLLERS |
| Z8019533FSC | SMART PERIPHERAL CONTROLLERS |
| Z80185 | SMART PERIPHERAL CONTROLLERS |
| Z8018520FSC | SMART PERIPHERAL CONTROLLERS |
| Z80195 | SMART PERIPHERAL CONTROLLERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z80L18320ASC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| Z80L183AZ033SCRXXXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| Z80PIO | 制造商:Zilog Inc 功能描述: |
| Z80S183 | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:Family MPU |
| Z80S18333ASC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。