參數(shù)資料
型號： ZL50018
廠商： Zarlink Semiconductor Inc.
英文描述： 2 K Digital Switch with Enhanced Stratum 3 DPLL
中文描述： 2度數(shù)字交換機(jī)增強(qiáng)地層3數(shù)字鎖相環(huán)
文件頁數(shù)： 101/136頁
文件大?。?/td> 1448K
代理商： ZL50018
ZL50018
Data Sheet
101
Zarlink Semiconductor Inc.
24.2 Connection Memory Low (CM_L) Bit Assignment
When the CMM bit (bit 0) in the connection memory low is zero, the per-channel transmission is set to the normal
channel-switching. The connection memory low bit assignment for the channel transmission mode is shown in
Table 69 on page 101.
Bit
Name
Description
15
UAEN
Conversion between
μ
-law and A-law Enable
When this bit is low, normal switch without
μ
-law/A-law conversion. Connec-
tion memory high will be ignored.
When this bit is high, switch with
μ
-law/A-law conversion, and connection
memory high controls the conversion method.
14
V/C
Variable/Constant Delay Control
When this bit is low, the output data for this channel will be taken from con-
stant delay memory.
When this bit is set to high, the output data for this channel will be taken from
variable delay memory. Note that VAREN must be set in Control Register
first.
13 - 9
SSA4 - 0
Source Stream Address
The binary value of these 5 bits represents the input stream number.
8 - 1
SCA7 - 0
Source Channel Address
The binary value of these 8 bits represents the input channel number.
0
CMM = 0
Connection Memory Mode = 0
If this is low, the connection memory is in the normal switching mode. Bit13 -
1 are the source stream number and channel number.
Note: For proper
μ
-
law/A-law conversion, the CM_H bits should be set before Bit 15 (UAEN bit) is set to high.
Table 69 - Connection Memory Low (CM_L) Bit Assignment when CMM = 0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
UA
EN
V/C
SSA
4
SSA
3
SSA
2
SSA
1
SSA
0
SCA
7
SCA
6
SCA
5
SCA
4
SCA
3
SCA
2
SCA
1
SCA
0
CMM
=0
相關(guān)PDF資料
PDF描述
ZL50018GAC 2 K Digital Switch with Enhanced Stratum 3 DPLL
ZL50018QCC 2 K Digital Switch with Enhanced Stratum 3 DPLL
ZL50019 Enhanced 2 K Digital Switch with Stratum 4E DPLL
ZL50019GAC Enhanced 2 K Digital Switch with Stratum 4E DPLL
ZL50019QCC Enhanced 2 K Digital Switch with Stratum 4E DPLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZL50018_06 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:2 K Digital Switch with Enhanced Stratum 3 DPLL
ZL50018GAC 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 2K X 2K 1.8V/3.3V 256BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 2K-CH ENH 256PBGA 制造商:Microsemi Corporation 功能描述:IC TDM SWITCH 2K-CH ENH 256PBGA
ZL50018GAG2 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 2K X 2K 1.8V/3.3V 256BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 2K-CH ENH 256PBGA 制造商:Microsemi Corporation 功能描述:IC TDM SWITCH 2K-CH ENH 256PBGA
ZL50018QCC 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 2K X 2K 1.8V/3.3V 256LQFP - Trays
ZL50018QCG1 制造商:Microsemi Corporation 功能描述:PB FREE 2K+ RATE CONVERSION AND S3 DPLL - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 2K-CH ENH 256LQFP
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*