參數(shù)資料
型號(hào): ZL50018
廠商: Zarlink Semiconductor Inc.
英文描述: 2 K Digital Switch with Enhanced Stratum 3 DPLL
中文描述: 2度數(shù)字交換機(jī)增強(qiáng)地層3數(shù)字鎖相環(huán)
文件頁(yè)數(shù): 84/136頁(yè)
文件大?。?/td> 1448K
代理商: ZL50018
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)當(dāng)前第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)
ZL50018
Data Sheet
84
Zarlink Semiconductor Inc.
Bit
Name
Description
15 - 0
UL[n]15 -
0
(n = 0 - 3)
Reference n Single Period Upper Limit Bits:
The binary value of these bits defines the
upper limit for the period of the REFn input,
minus 1
. The unit of the binary value is
measured in 100 MHz clock periods.
Note 1:
The default value represents limit for 8 kHz input frequency, which is +6.4
μ
s (+10 U I
p-p
of 1.544 MHz).
When the MRLE bit of DPLLCR register is low, these registers are ignored. Depending on reference frequency (detected
or programmed through the Reference Frequency Register), the following values are used instead:
’h2E4A (10UIp-p of 1.544 MHz i.e. 6.4
μ
s) - if reference frequency is 8 kHz
’h002B (0.3UIp-p) - if reference frequency is 1.544 MHz
’h0025 (0.2UIp-p) - if reference frequency is 2.048 MHz
’h0011 (0.2UIp-p) - if reference frequency is 4.096 MHz
’h0007 (0.2UIp-p) - if reference frequency is 8.192 MHz
’h0002 (0.2UIp-p) - if reference frequency is 16.384 MHz
’h0002 (0.2UIp-p) - if reference frequency is 19.44 MHz
Note 2:
Note 3:
The name ‘upper’ is based on frequency.
Table 52 - Upper Limit Register (RnULR) Bits, (n = 0 - 3)
External Read/Write Addresses: 0058
H
, 005C
H
, 0060
H
, 0064
H
Reset Value: 2E4A
H
(see Note 1)
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
UL[n]
15
UL[n]
14
UL[n]
13
UL[n]
12
UL[n]
11
UL[n]
10
UL[n]
9
UL[n]
8
UL[n]
7
UL[n]
6
UL[n]
5
UL[n]
4
UL[n]
3
UL[n]
2
UL[n]
1
UL[n]
0
相關(guān)PDF資料
PDF描述
ZL50018GAC 2 K Digital Switch with Enhanced Stratum 3 DPLL
ZL50018QCC 2 K Digital Switch with Enhanced Stratum 3 DPLL
ZL50019 Enhanced 2 K Digital Switch with Stratum 4E DPLL
ZL50019GAC Enhanced 2 K Digital Switch with Stratum 4E DPLL
ZL50019QCC Enhanced 2 K Digital Switch with Stratum 4E DPLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZL50018_06 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:2 K Digital Switch with Enhanced Stratum 3 DPLL
ZL50018GAC 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 2K X 2K 1.8V/3.3V 256BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 2K-CH ENH 256PBGA 制造商:Microsemi Corporation 功能描述:IC TDM SWITCH 2K-CH ENH 256PBGA
ZL50018GAG2 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 2K X 2K 1.8V/3.3V 256BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 2K-CH ENH 256PBGA 制造商:Microsemi Corporation 功能描述:IC TDM SWITCH 2K-CH ENH 256PBGA
ZL50018QCC 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 2K X 2K 1.8V/3.3V 256LQFP - Trays
ZL50018QCG1 制造商:Microsemi Corporation 功能描述:PB FREE 2K+ RATE CONVERSION AND S3 DPLL - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 2K-CH ENH 256LQFP