參數(shù)資料
型號: 1893YI-10
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 網(wǎng)絡(luò)接口
英文描述: DATACOM, INTERFACE CIRCUIT, PQFP64
封裝: 10 X 10 MM, TQFP-64
文件頁數(shù): 17/152頁
文件大小: 943K
代理商: 1893YI-10
Chapter 9
Pin Diagram, Listings, and Descriptions
ICS1893 Rev C 6/6/00
June, 2000
113
ICS1893 - Release
Copyright 2000, Integrated Circuit Systems, Inc.
All rights reserved.
MDIO
30
Input/
Output
Management Data Input/Output.
The signal on this pin can be tri-stated and can be driven by one of the
following:
A Station Management Entity (STA), to transfer command and data
information to the registers of the ICS1893.
The ICS1893, to transfer status information.
All transfers and sampling are synchronous with the signal on the MDC
pin.
Note: If the ICS1893 is to be used in an application that uses the
mechanical MII specification, MDIO must have a 1.5 k
±5%
pull-up resistor at the ICS1893 end and a 2 k
±5% pull-down
resistor at the station management end. (These resistors enable
the station management to determine if the connection is intact.)
RXCLK
38
Output
Receive Clock.
The ICS1893 sources the RXCLK to the MAC/repeater interface. The
ICS1893 uses RXCLK to synchronize the signals on the following pins:
RXD[3:0], RXDV, and RXER. The following table contrasts the behavior
on the RXCLK pin when the mode for the ICS1893 is either 10Base-T or
100Base-TX.
Note: The signal on the RXCLK pin is conditioned by the RXTRI pin.
Table 9-5.
MAC/Repeater Interface Pins: Media Independent Interface (MII) (Continued)
Pin
Name
Pin
Number
Pin
Type
Pin Description
10Base-T
100Base-TX
The RXCLK frequency is 2.5
MHz.
The RXCLK frequency is 25 MHz.
The ICS1893 generates its
RXCLK from the MDI data stream
using a digital PLL. When the MDI
data stream terminates, the PLL
continues to operate,
synchronously referenced to the
last packet received.
The ICS1893 generates its
RXCLK from the MDI data stream
while there is a valid link (that is,
either data or IDLEs). In the
absence of a link, the ICS1893
uses the REF_IN clock to
generate the RXCLK.
The ICS1893 switches between
clock sources during the period
between when its CRS is
asserted and prior to its RXDV
being asserted. While the
ICS1893 is locking onto the
incoming data stream, a clock
phase change of up to 360
degrees can occur.
While the ICS1893 is bringing up
a link, a clock phase change of up
to 360 degrees can occur.
The RXCLK aligns once per
packet.
The RXCLK aligns once, when
the link is being established.
相關(guān)PDF資料
PDF描述
1894-40KLF DATACOM, INTERFACE CIRCUIT, QCC40
1894-40KLFT DATACOM, INTERFACE CIRCUIT, QCC40
1895230000 15 A, STRIP TERMINAL BLOCK, 2 ROWS, 2 DECKS
18F-08P-241 8 CONTACT(S), CABLE MOUNT, MINI DIN CONNECTOR, PLUG
18F-08P-244 8 CONTACT(S), CABLE MOUNT, MINI DIN CONNECTOR, PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
1893YI-10LF 功能描述:以太網(wǎng) IC 3.3V 10/100 BASE TX INTEGRATED PHYCEIVER RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
1893YI-10LFT 功能描述:以太網(wǎng) IC 3.3V 10/100 BASE TX INTEGRATED PHYCEIVER RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
1894 功能描述:支架與墊片 HEX .187X.625 ALUM RoHS:否 制造商:Schurter 類型:Transipillar Spacers 長度:16 m 螺紋大小:M4 外徑:10 mm 材料:Nylon with Steel 電鍍:Zinc
1894# 制造商:Fluke Electronics 功能描述:BNC (F)/BANANA PLUG 制造商:Pomona Electronics 功能描述:
1894 制造商:Pomona Electronics 功能描述:ADAPTER BNC FEMALE-BANANA PLUG 制造商:Pomona Electronics 功能描述:ADAPTER, BNC FEMALE-BANANA PLUG