- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371370 > 22004B ?lanSC520 User＇s Manual? 6.9MB (PDF) PDF資料下載
參數(shù)資料
| 型號(hào)： | 22004B |
| 英文描述： | ?lanSC520 User＇s Manual? 6.9MB (PDF) |
| 中文描述： | ？lanSC520用戶手冊(cè)？ 6.9MB（PDF格式） |
| 文件頁(yè)數(shù)： | 228/446頁(yè) |
| 文件大小： | 7069K |
| 代理商： | 22004B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)當(dāng)前第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)第305頁(yè)第306頁(yè)第307頁(yè)第308頁(yè)第309頁(yè)第310頁(yè)第311頁(yè)第312頁(yè)第313頁(yè)第314頁(yè)第315頁(yè)第316頁(yè)第317頁(yè)第318頁(yè)第319頁(yè)第320頁(yè)第321頁(yè)第322頁(yè)第323頁(yè)第324頁(yè)第325頁(yè)第326頁(yè)第327頁(yè)第328頁(yè)第329頁(yè)第330頁(yè)第331頁(yè)第332頁(yè)第333頁(yè)第334頁(yè)第335頁(yè)第336頁(yè)第337頁(yè)第338頁(yè)第339頁(yè)第340頁(yè)第341頁(yè)第342頁(yè)第343頁(yè)第344頁(yè)第345頁(yè)第346頁(yè)第347頁(yè)第348頁(yè)第349頁(yè)第350頁(yè)第351頁(yè)第352頁(yè)第353頁(yè)第354頁(yè)第355頁(yè)第356頁(yè)第357頁(yè)第358頁(yè)第359頁(yè)第360頁(yè)第361頁(yè)第362頁(yè)第363頁(yè)第364頁(yè)第365頁(yè)第366頁(yè)第367頁(yè)第368頁(yè)第369頁(yè)第370頁(yè)第371頁(yè)第372頁(yè)第373頁(yè)第374頁(yè)第375頁(yè)第376頁(yè)第377頁(yè)第378頁(yè)第379頁(yè)第380頁(yè)第381頁(yè)第382頁(yè)第383頁(yè)第384頁(yè)第385頁(yè)第386頁(yè)第387頁(yè)第388頁(yè)第389頁(yè)第390頁(yè)第391頁(yè)第392頁(yè)第393頁(yè)第394頁(yè)第395頁(yè)第396頁(yè)第397頁(yè)第398頁(yè)第399頁(yè)第400頁(yè)第401頁(yè)第402頁(yè)第403頁(yè)第404頁(yè)第405頁(yè)第406頁(yè)第407頁(yè)第408頁(yè)第409頁(yè)第410頁(yè)第411頁(yè)第412頁(yè)第413頁(yè)第414頁(yè)第415頁(yè)第416頁(yè)第417頁(yè)第418頁(yè)第419頁(yè)第420頁(yè)第421頁(yè)第422頁(yè)第423頁(yè)第424頁(yè)第425頁(yè)第426頁(yè)第427頁(yè)第428頁(yè)第429頁(yè)第430頁(yè)第431頁(yè)第432頁(yè)第433頁(yè)第434頁(yè)第435頁(yè)第436頁(yè)第437頁(yè)第438頁(yè)第439頁(yè)第440頁(yè)第441頁(yè)第442頁(yè)第443頁(yè)第444頁(yè)第445頁(yè)第446頁(yè)
Write Buffer and Read Buffer
11-12
élanSC520 Microcontroller User’s Manual
In a system configured with multiple active DMA channels, read buffer misses will most
likely occur for each change of channel tenure. This is because each DMA channel accesses
different SDRAM regions that will most likely miss the read buffer, which still contains the
cache line of data fetched during the previous channel’s tenure. Therefore, it would be ideal
for as many transfers to occur as possible while a particular DMA channel has access to
SDRAM to utilize the rest of the cache line fetched during the DMA transfer’s first doubleword
request. This implies that, in a system with many active DMA channels configured for single
transfer mode, read buffer misses will occur that do not utilize the cache line of data fetched
during the previous channels tenure.
Demand and block DMA transfer modes will most likely take advantage of the rest of the
cache-line fetches, since devices that use these modes typically have longer bus tenure,
resulting in a higher utilization of the fetched data.
11.5.4
PCI Considerations
As a PCI target, the élanSC520 microcontroller can respond to PCI master write and read
requests to SDRAM. To facilitate large burst transfers as a PCI target, a 64-level write data
FIFO and 64-level read data FIFO is available in the PCI target logic.
11.5.4.1
Write Cycles
For PCI master burst writes to SDRAM, the élanSC520 microcontroller can sustain zero
wait states until the PCI target write FIFO is filled. As the FIFO is filling at the PCI interface,
data is being removed from the FIFO and written to SDRAM. When the SDRAM controller’s
write buffer is enabled, data can be quickly transferred from the PCI target write FIFO to
the SDRAM write buffer in zero wait states (to a non-full write buffer), allowing the PCI target
write FIFO to empty quickly. This prevents the PCI master from experiencing the SDRAM
latencies, thus freeing up the PCI bus earlier.
During PCI target write transfers to SDRAM, the Am5
x
86 CPU cache is snooped to maintain
coherency. If the CPU cache is configured in write-back cache mode and a snoop results
in a hit, the modified Am5
x
86 CPU cache line must be written back to memory prior to
allowing the PCI target write transfer to take place. When the write buffer is enabled, the
Am5
x
86 CPU cache-line write-back is posted to the write buffer, and the following PCI target
write transaction collapses on top of the previously written cache-line write-back, resulting
in a reduction in the overall number of transactions to memory.
11.5.4.2
Read Cycles
In most applications, a PCI master transfers data to SDRAM and then interrupts the
processor when the transfer is complete. The processor then usually accesses this data in
SDRAM. Since the write buffer supports read-merging, associated data that is still in the
write buffer from the PCI transfer may be immediately read by the processor, without the
overhead of first flushing the write buffer before allowing the read to occur. Also, since the
SDRAM controller allows read-around-write activity when the write buffer is enabled, the
processor reads are allowed to occur around writes that are posted in the write buffer, thus
offering a performance increase to processor read requests.
During PCI master read transfers from SDRAM, the élanSC520 microcontroller’s PCI target
read FIFO is filled with data read from SDRAM. This data is then supplied to the requesting
PCI master directly from the target’s read FIFO. Since PCI bursts are linear and forward in
nature, the SDRAM controller’s read-ahead feature prefetches data (from SDRAM) forward
from the PCI master’s start address. As the élanSC520 microcontroller’s PCI target read
FIFO requests data from SDRAM, it is likely that these requests will result in read buffer
hits due to prefetching, thus providing data quickly to the PCI target read FIFO.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 2208L | 16K Nonvolatile SRAM |
| 220A100 | 16K Nonvolatile SRAM |
| 220CMQ030 | SCHOTTKY RECTIFIER |
| 220CNQ030 | 16k Nonvolatile SRAM |
| 220KD10JX | 11 to 1000 Volts Varistor 2.6 to 247Joule |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 220-04E10-13PN | 功能描述:環(huán)形MIL規(guī)格連接器 REAR MT JAM NUT WALL STANDARD ENV PINS RoHS:否 制造商:Amphenol MIL 類型:MIL-DTL-5015 系列:97 產(chǎn)品類型:Receptacles 外殼大小:28 外殼類型:Potting 觸點(diǎn)類型:Socket (Female) 位置/觸點(diǎn)數(shù)量:14 插入安排:28-2 觸點(diǎn)材料:Copper Alloy 觸點(diǎn)電鍍:Silver 安裝角:Straight 安裝風(fēng)格:Wire 端接類型:Solder 電流額定值: |
| 220-04E10-13SN | 功能描述:環(huán)形MIL規(guī)格連接器 REAR MT JAM NUT WALL STANDARD ENV SKTS RoHS:否 制造商:Amphenol MIL 類型:MIL-DTL-5015 系列:97 產(chǎn)品類型:Receptacles 外殼大小:28 外殼類型:Potting 觸點(diǎn)類型:Socket (Female) 位置/觸點(diǎn)數(shù)量:14 插入安排:28-2 觸點(diǎn)材料:Copper Alloy 觸點(diǎn)電鍍:Silver 安裝角:Straight 安裝風(fēng)格:Wire 端接類型:Solder 電流額定值: |
| 220-04E10-4PN | 功能描述:環(huán)形MIL規(guī)格連接器 REAR MT JAM NUT WALL STANDARD ENV PINS RoHS:否 制造商:Amphenol MIL 類型:MIL-DTL-5015 系列:97 產(chǎn)品類型:Receptacles 外殼大小:28 外殼類型:Potting 觸點(diǎn)類型:Socket (Female) 位置/觸點(diǎn)數(shù)量:14 插入安排:28-2 觸點(diǎn)材料:Copper Alloy 觸點(diǎn)電鍍:Silver 安裝角:Straight 安裝風(fēng)格:Wire 端接類型:Solder 電流額定值: |
| 220-04E12-22PN | 功能描述:環(huán)形MIL規(guī)格連接器 REAR MT JAM NUT WALL STANDARD ENV PINS RoHS:否 制造商:Amphenol MIL 類型:MIL-DTL-5015 系列:97 產(chǎn)品類型:Receptacles 外殼大小:28 外殼類型:Potting 觸點(diǎn)類型:Socket (Female) 位置/觸點(diǎn)數(shù)量:14 插入安排:28-2 觸點(diǎn)材料:Copper Alloy 觸點(diǎn)電鍍:Silver 安裝角:Straight 安裝風(fēng)格:Wire 端接類型:Solder 電流額定值: |
| 220-04E12-8PN | 功能描述:環(huán)形MIL規(guī)格連接器 REAR MT JAM NUT WALL STANDARD ENV PINS RoHS:否 制造商:Amphenol MIL 類型:MIL-DTL-5015 系列:97 產(chǎn)品類型:Receptacles 外殼大小:28 外殼類型:Potting 觸點(diǎn)類型:Socket (Female) 位置/觸點(diǎn)數(shù)量:14 插入安排:28-2 觸點(diǎn)材料:Copper Alloy 觸點(diǎn)電鍍:Silver 安裝角:Straight 安裝風(fēng)格:Wire 端接類型:Solder 電流額定值: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。