2003 Microchip Technology Inc.
Preliminary
DS40300C-page 163
PIC16F62X
T1SYNC bit.........................................................................46
T2CKPS0 bit .......................................................................51
T2CKPS1 bit .......................................................................51
Timer0
TIMER0 (TMR0) Interrupt...........................................43
TIMER0 (TMR0) Module.............................................43
TMR0 with External Clock...........................................43
Timer1
Special Event Trigger (CCP).......................................63
Switching Prescaler Assignment.................................45
Timer2
PR2 Register...............................................................64
TMR2 to PR2 Match Interrupt.....................................64
Timers
Timer1
Asynchronous Counter Mode .............................48
Block Diagram ....................................................47
Capacitor Selection.............................................49
External Clock Input............................................47
External Clock Input Timing................................48
Operation in Timer Mode....................................47
Oscillator.............................................................49
Prescaler.......................................................47, 49
Resetting of Timer1 Registers ............................49
Resetting Timer1 using a CCP Trigger Output...49
Synchronized Counter Mode ..............................47
TMR1H ...............................................................48
TMR1L................................................................48
Timer2
Block Diagram ....................................................50
Module................................................................50
Postscaler...........................................................50
Prescaler.............................................................50
Timing Diagrams
Timer0.......................................................................139
Timer1.......................................................................139
USART Asynchronous Master Transmission..............75
USART RX Pin Sampling......................................73, 74
USART Synchronous Reception.................................84
USART Synchronous Transmission............................82
USART, Asynchronous Reception ..............................78
Timing Diagrams and Specifications.................................135
TMR0 Interrupt..................................................................102
TMR1CS bit ........................................................................46
TMR1ON bit........................................................................46
TMR2ON bit........................................................................51
TOUTPS0 bit.......................................................................51
TOUTPS1 bit.......................................................................51
TOUTPS2 bit.......................................................................51
TOUTPS3 bit.......................................................................51
TRIS Instruction ................................................................119
TRISA .................................................................................29
TRISB .................................................................................34
U
Universal Synchronous Asynchronous Receiver Transmitter
(USART) .............................................................................67
Asynchronous Receiver
Setting Up Reception..........................................80
Timing Diagram ..................................................78
Asynchronous Receiver Mode
Block Diagram ....................................................80
Section................................................................80
USART
Asynchronous Mode...................................................74
Asynchronous Receiver..............................................77
Asynchronous Reception............................................ 79
Asynchronous Transmission....................................... 75
Asynchronous Transmitter.......................................... 74
Baud Rate Generator (BRG)...................................... 69
Sampling......................................................... 70, 71, 72
Synchronous Master Mode......................................... 81
Synchronous Master Reception ................................. 83
Synchronous Master Transmission ............................ 81
Synchronous Slave Mode........................................... 84
Synchronous Slave Reception ................................... 85
Synchronous Slave Transmit...................................... 84
Transmit Block Diagram ............................................. 75
V
Voltage Reference Module................................................. 59
W
Watchdog Timer (WDT).................................................... 103
WRITE................................................................................ 89
WRITING............................................................................ 88
WWW, On-Line Support....................................................... 3
X
XORLW Instruction........................................................... 120
XORWF Instruction........................................................... 120