參數(shù)資料
型號(hào): 28F008S5
廠商: Intel Corp.
英文描述: 8-MBIT 5 VOLT FlashFile Memory(8M位5V閃速存儲(chǔ)器)
中文描述: 8兆位5伏FlashFile內(nèi)存(800萬(wàn)位5V的閃速存儲(chǔ)器)
文件頁(yè)數(shù): 13/38頁(yè)
文件大小: 427K
代理商: 28F008S5
E
28F004S5, 28F008S5, 28F016S5
13
PRELIMINARY
Table 3. Command Definitions
(1)
Bus Cycles
First Bus Cycle
Second Bus Cycle
Command
Req’d.
Notes
Oper
(2)
Addr
(3)
Data
(4)
Oper
(2)
Addr
(3)
Data
(4)
Read Array/Reset
1
Write
X
FFH
Read Identifier Codes
2
2
5
Write
X
90H
Read
IA
ID
Read Status Register
Write
X
70H
Read
X
SRD
Clear Status Register
1
Write
X
50H
Block Erase
2
6
Write
BA
20H
Write
BA
D0H
Program
2
6,7
Write
PA
40H
or
10H
Write
PA
PD
Block Erase and Program
Suspend
1
6
Write
X
B0H
Block Erase and Program
Resume
1
6
Write
X
D0H
Set Block Lock-Bit
2
8
Write
BA
60H
Write
BA
01H
Set Master Lock-Bit
2
8
Write
X
60H
Write
X
F1H
Clear Block Lock-Bits
2
9
Write
X
60H
Write
X
D0H
NOTES:
1. Commands other than those shown above are reserved by Intel for future device implementations and should not be used.
2. Bus operations are defined in Table 2.
3. X = Any valid address within the device.
IA = Identifier Code Address: see Figure 5.
BA = Address within the block being erased or locked.
PA = Address of memory location to be programmed.
4. SRD = Data read from status register. See Table 6 for a description of the status register bits.
PD = Data to be programmed at location PA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).
ID = Data read from identifier codes.
5. Following the Read Identifier Codes command, read operations access manufacturer, device, block lock, and master lock
codes. See Section 4.2 for read identifier code data.
6. If the block is locked, RP# must be at V
HH
to enable block erase or program operations. Attempts to issue a block erase or
program to a locked block while RP# is V
IH
will fail.
7. Either 40H or 10H are recognized by the WSM as the program setup.
8. If the master lock-bit is set, RP# must be at V
to set a block lock-bit. RP# must be at V
HH
to set the master lock-bit. If the
master lock-bit is not set, a block lock-bit can be set while RP# is V
IH
.
9. If the master lock-bit is set, RP# must be at V
to clear block lock-bits. The clear block lock-bits operation simultaneously
clears all block lock-bits. If the master lock-bit is not set, the Clear Block Lock-Bits command can be done while RP# is V
IH
.
相關(guān)PDF資料
PDF描述
28F016S5 16-MBIT 5V FlashFile Memory(16M位5V閃速存儲(chǔ)器)
28F008SC 8-MBIT SmartVoltage FlashFile Memory(8M位智能電壓閃速存儲(chǔ)器)
28F016SC 16-MBIT SmartVoltage FlashFile Memory(16M位智能電壓閃速存儲(chǔ)器)
28F008S 8-MBit (1 MBit x 8) FLASHFILE Memory(8-M位 (1 M位 x 8)閃速存儲(chǔ)器)
28F0101024K 28F010 1024K (128K X 8) CMOS FLASH MEMORY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
28F008SA 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8 MBIT (1 MBIT x 8) FLASH MEMORY
28F008SA-L 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8 MBIT (1 MBIT x 8) FLASH MEMORY
28F008SAT-ZW 制造商: 功能描述: 制造商:undefined 功能描述:
28F008SC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BYTE-WIDE SmartVoltage FlashFile MEMORY FAMILY 4. 8. AND 16 MBIT
28F010 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1024K (128K x 8) CMOS FLASH MEMORY