- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371434 > 28F008S5 (Intel Corp.) 8-MBIT 5 VOLT FlashFile Memory(8M位5V閃速存儲器) PDF資料下載
參數(shù)資料
| 型號： | 28F008S5 |
| 廠商： | Intel Corp. |
| 英文描述： | 8-MBIT 5 VOLT FlashFile Memory(8M位5V閃速存儲器) |
| 中文描述： | 8兆位5伏FlashFile內(nèi)存（800萬位5V的閃速存儲器） |
| 文件頁數(shù)： | 18/38頁 |
| 文件大?。?/td> | 427K |
| 代理商： | 28F008S5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
28F004S5, 28F008S5, 28F016S5
E
18
PRELIMINARY
Table 6. Status Register Definition
WSMS
ESS
ECLBS
PSLBS
VPPS
PSS
DPS
R
7
6
5
4
3
2
1
0
NOTES:
SR.7 = WRITE STATE MACHINE STATUS
1 = Ready
0 = Busy
Check RY/BY# or SR.7 to determine block erase,
program, or lock-bit configuration completion.
SR.6
–0 are invalid while SR.7 = “0.”
SR.6 = ERASE SUSPEND STATUS
1 = Block Erase Suspended
0 = Block Erase in Progress/Completed
SR.5 = ERASE AND CLEAR LOCK-BITS
STATUS
1 = Error in Block Erasure or Clear Lock-Bits
0 = Successful Block Erase or Clear Lock-Bits
If both SR.5 and SR.4 are “1”s after a block erase or
lock-bit configuration attempt, an improper
command sequence was entered.
SR.4 = PROGRAM AND SET LOCK-BIT
STATUS
1 = Error in Program or Set Master/Block
Lock-Bit
0 = Successful Program or Set Master/Block
Lock-Bit
SR.3 = V
PP
STATUS
1 = V
PP
Low Detect, Operation Abort
0 = V
PP
OK
SR.3 does not provide a continuous indication of
V
PP
level. The WSM interrogates and indicates the
V
PP
level only after a block erase, program, or lock-
bit configuration operation. SR.3 is not guaranteed
to reports accurate feedback only when V
PP
≠
V
PPH1/2
.
SR.2 = PROGRAM SUSPEND STATUS
1 = Program Suspended
0 = Program in Progress/Completed
SR.1 = DEVICE PROTECT STATUS
1 = Master Lock-Bit, Block Lock-Bit and/or
RP# Lock Detected, Operation Abort
0 = Unlock
SR.1 does not provide a continuous indication of
master and block lock-bit values. The WSM
interrogates the master lock-bit, block lock-bit, and
RP# only after a block erase, program, or lock-bit
configuration operation. It informs the system,
depending on the attempted operation, if the block
lock-bit is set, master lock-bit is set, and/or
RP#
≠
V
HH
.
SR.0 = RESERVED FOR FUTURE
ENHANCEMENTS
SR.0 is reserved for future use and should be
masked out when polling the status register.
相關PDF資料 |
PDF描述 |
|---|---|
| 28F016S5 | 16-MBIT 5V FlashFile Memory(16M位5V閃速存儲器) |
| 28F008SC | 8-MBIT SmartVoltage FlashFile Memory(8M位智能電壓閃速存儲器) |
| 28F016SC | 16-MBIT SmartVoltage FlashFile Memory(16M位智能電壓閃速存儲器) |
| 28F008S | 8-MBit (1 MBit x 8) FLASHFILE Memory(8-M位 (1 M位 x 8)閃速存儲器) |
| 28F0101024K | 28F010 1024K (128K X 8) CMOS FLASH MEMORY |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 28F008SA | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8 MBIT (1 MBIT x 8) FLASH MEMORY |
| 28F008SA-L | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8 MBIT (1 MBIT x 8) FLASH MEMORY |
| 28F008SAT-ZW | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 28F008SC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BYTE-WIDE SmartVoltage FlashFile MEMORY FAMILY 4. 8. AND 16 MBIT |
| 28F010 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1024K (128K x 8) CMOS FLASH MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復。