參數(shù)資料
型號: 30144-23
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 微控制器/微處理器
英文描述: Geode⑩ GXLV Processor Series Low Power Integrated x86 Solutions
中文描述: 32-BIT, 200 MHz, MICROPROCESSOR, PBGA352
封裝: BGA-352
文件頁數(shù): 12/247頁
文件大?。?/td> 4365K
代理商: 30144-23
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁
www.national.com
12
Revision 1.1
Architecture Overview (
Continued
)
G
1.6
The GXLV processor integrates the following functions tra-
ditionally implemented using external devices:
INTEGRATED FUNCTIONS
High-performance 2D graphics accelerator
Separate CRT and TFT control from the display
controller
SDRAM memory controller
PCI bridge
The processor has also been enhanced to support VSA
technology implementation.
The GXLV processor implements a Unified Memory Archi-
tecture (UMA). By using DCT (Display Compression Tech-
nology)
architecture,
the
inherent in traditional UMA systems is eliminated.
performance
degradation
1.6.1
The graphics accelerator is a full-featured GUI accelera-
tor. The graphics pipeline implements a bitBLT engine for
frame buffer bitBLTs and rectangular fills. Additional
instructions in the integer unit may be processed, as the
bitBLT engine assists the CPU in the bitBLT operations
that take place between system memory and the frame
buffer. This combination of hardware and software is used
by the display driver to provide very fast bidirectional
transfers between system memory and the frame buffer.
The bitBLT engine also draws randomly oriented vectors,
and scanlines for polygon fill. All of the pipeline operations
described in the following list can be applied to any bitBLT
operation.
Graphics Accelerator
Pattern Memory:
Render with 8x8 dither, 8x8 mono-
chrome, or 8x1 color pattern.
Color Expansion:
Expand monochrome bitmaps to
full depth 8- or 16-bit colors.
Transparency:
Suppresses drawing of background
pixels for transparent text.
Raster Operations:
Boolean operation combines
source, destination, and pattern bitmaps.
1.6.2
The display port is a direct interface to the Geode I/O
companion (i.e., CS5530, part number 25420-03) which
drives a TFT flat panel display, LCD panel, or a CRT dis-
play.
Display Controller
The display controller (video generator) retrieves image
data from the frame buffer, performs a color-look-up if
required, inserts the cursor overlay into the pixel stream,
generates display timing, and formats the pixel data for
output to a variety of display devices. The display control-
ler contains DCT architecture that allows the GXLV pro-
cessor to refresh the display from a compressed copy of
the frame buffer. DCT architecture typically decreases the
screen refresh bandwidth requirement by a factor of 15 to
20, minimizing bandwidth contention.
1.6.3
The memory controller drives a 64-bit SDRAM port
directly. The SDRAM memory array contains both the
main system memory and the graphics frame buffer. Up to
four module banks of SDRAM are supported. Each mod-
ule bank can have two or four component banks depend-
ing on the memory size and organization. The maximum
configuration is four module banks with four component
banks, each providing a total of 16 open banks. The maxi-
mum memory size is 256 MB.
XpressRAM Memory Subsystem
The memory controller handles multiple requests for
memory data from the GXLV processor, the graphics
accelerator and the display controller. The memory con-
troller contains extensive buffering logic that helps mini-
mize contention for memory bandwidth between graphics
and CPU requests. The memory controller cooperates
with the internal bus controller to determine the cacheabil-
ity of all memory references.
1.6.4
The GXLV processor incorporates a full-function PCI
interface module that includes the PCI arbiter. All
accesses to external I/O devices are sent over the PCI
bus, although most memory accesses are serviced by the
SDRAM controller. The internal bus interface unit contains
address mapping logic that determines if memory
accesses are targeted for the SDRAM or for the PCI bus.
PCI Controller
相關(guān)PDF資料
PDF描述
301CNQ SCHOTTKY RECTIFIER
301CNQ035 SCHOTTKY RECTIFIER
301CNQ040 SCHOTTKY RECTIFIER
301CNQ045 SCHOTTKY RECTIFIER
301CNQ050 Low-Power, Single-/Dual-Level Battery Monitors with Hysteresis and Integrated µP Reset
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
301443 制造商:Honeywell Sensing and Control 功能描述:
3014440000 制造商:Weidmuller 功能描述:STB1-4, NUTSERT, LID, ST -EA - Bulk
3014-441-NL 制造商:RDI Electronics 功能描述:TELEPHONE JACK 4 POSITION 4 CO
3014-48-0 功能描述:測試引線 STACKING BANANA P RoHS:否 制造商:Pomona Electronics 設備類型:Patch Cords 連接器類型:Banana plug (stackable) on both ends 長度:60 in 顏色:Black
3014-48-2 功能描述:測試引線 STACKING BANANA P RoHS:否 制造商:Pomona Electronics 設備類型:Patch Cords 連接器類型:Banana plug (stackable) on both ends 長度:60 in 顏色:Black