- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369276 > 73M2910L (Electronic Theatre Controls, Inc.) Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | 73M2910L |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Microcontroller |
| 中文描述： | 微控制器 |
| 文件頁(yè)數(shù)： | 19/35頁(yè) |
| 文件大?。?/td> | 572K |
| 代理商： | 73M2910L |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)
73M2910L
Microcontroller
19
BIT 7 Transmitter Ready Interrupt Enable
When bit 7 is set, an HDLC interrupt will be generated if bit 0 (TX RDY) of the HDLC Interrupt Register is also set.
If bit 7 is reset to a 0, no HDLC interrupt indication will be given as TX RDY is set. This interrupt enable allows the
TX RDY to be a polled bit. Note that bit 5 of this register is a pre-mask to the TX RDY bit, that is, it will prevent the
TX RDY bit from ever being set.
BIT 6 Receiver Ready Interrupt Enable
When bit 6 is set, an HDLC interrupt will be generated if bit 1 (RX RDY) of the HDLC Interrupt (HINT) Register is
also set. If bit 6 is reset to a 0, no HDLC interrupt indication will be given as RX RDY is set. This interrupt enable
allows the RX RDY to be a polled bit. Note that bit 4 of this register is a pre-mask to the RX RDY bit, that is, it will
prevent the RX RDY bit from ever being set.
BIT 5 Transmit Ready Enable
Bit 5 is used to enable the TX RDY and TX underrun interrupt sources. When bit 5 is set, the transmitter ready
indication will set bit 0 of the HDLC Interrupt Register. The TX RDY indication will go active as the first bit of a
message byte is being transmitted, except during CRC transmission. Also, if this bit is set, the TX underrun
condition will result in a new status interrupt. If bit 5 is reset to a 0, bit 0 of the HDLC Interrupt Register will not be
set, and no corresponding HDLC interrupt will be generated. Also, a TX underrun condition, as indicated by bit 5
of the HDLC Status Register, will not result in an HDLC interrupt or in setting the new status interrupt bit.
BIT 4 Receiver Ready Enable
Bit 4 is used to enable the RX RDY and RX overrun interrupt sources. When bit 4 is set, the receiver ready
indication will set bit 1 of the HDLC Interrupt (HINT) Register. The RX RDY indication will go active when a data
byte (a byte that is not a flag, idle, or an abort pattern) is loaded into the RX Data Register. Also, if this bit is set,
the RX overrun condition will result in a new status interrupt. If bit 4 is reset to a 0, bit 1 of the HDLC Interrupt
Register will not be set, and no corresponding HDLC interrupt will be generated. Also, a RX overrun condition, as
indicated by bit 4 of the HDLC Status (HSTAT) Register, will not result in a HDLC interrupt or in setting the new
status interrupt bit.
BIT 3 Invalid Flag Interrupt Enable
When bit 3 is set, a HDLC interrupt will be generated if bit 3 (INVALID FLAG) of the HDLC Status (HSTAT)
Register is also set. If bit 3 is reset to a 0, bit 2 (NEW STATUS) of the HDLC Interrupt (HINT) Register will not be
set as a result of an invalid flag boundary detection and no HDLC interrupt will be generated.
BIT 2 Abort Detect Interrupt Enable
When bit 2 is set, a HDLC interrupt will be generated if bit 2 (ABORT DETECT) of the HDLC Status (HSTAT)
Register is also set. If bit 2 is reset to a 0, bit 2 (NEW STATUS) of the HDLC Interrupt (HINT) Register will not be
set as a result of an abort pattern detection and no HDLC interrupt will be generated.
BIT 1 Idle Detect Interrupt Enable
When bit 1 is set, an HDLC interrupt will be generated if bit 1 (IDLE DETECT) of the HDLC Status (HSTAT)
Register is also set. If bit 1 is reset to a 0, bit 2 (NEW STATUS) of the HDLC Interrupt (HINT) Register will not be
set as a result of an idle pattern detection and no HDLC interrupt will be generated.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 73M2921 | Advanced Single Chip Modem |
| 73M2921-IG | Advanced Single Chip Modem |
| 7401 | Quad 2-Input NAND Gates with Open-Collector Outputs |
| 7404 | TRIPLE VOLTAGE REGULATOR |
| 7404 | Package contains six inverters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 73M2910L-IG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| 73M2921 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Advanced Single Chip Modem |
| 73M2921-IG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Advanced Single Chip Modem |
| 73M2AR0015F | 功能描述:RES 0.0015 OHM 1% 2W 2512 制造商:cts resistor products 系列:73M2A 包裝:帶卷（TR） 零件狀態(tài):在售 電阻值:1.5 MOhms 容差:±1% 功率（W）:2W 成分:金屬薄膜 特性:電流檢測(cè) 溫度系數(shù):±100ppm/°C 工作溫度:-55°C ~ 155°C 封裝/外殼:2512（6432 公制） 供應(yīng)商器件封裝:2512 大小/尺寸:0.248" 長(zhǎng) x 0.126" 寬（6.30mm x 3.20mm） 高度 - 安裝（最大值）:0.043"（1.10mm） 端子數(shù):2 故障率:- 標(biāo)準(zhǔn)包裝:4,000 |
| 73M2AR001F | 功能描述:RES 0.001 OHM 1% 2W 2512 制造商:cts resistor products 系列:73M2A 包裝:帶卷（TR） 零件狀態(tài):在售 電阻值:1 MOhms 容差:±1% 功率（W）:2W 成分:金屬薄膜 特性:電流檢測(cè) 溫度系數(shù):±100ppm/°C 工作溫度:-55°C ~ 155°C 封裝/外殼:2512（6432 公制） 供應(yīng)商器件封裝:2512 大小/尺寸:0.248" 長(zhǎng) x 0.126" 寬（6.30mm x 3.20mm） 高度 - 安裝（最大值）:0.043"（1.10mm） 端子數(shù):2 故障率:- 標(biāo)準(zhǔn)包裝:4,000 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。