- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11564 > 78Q8430-100IGTR/F (Maxim Integrated Products)IC LAN MEDIA ACCESS CTLR 100LQFP PDF資料下載
參數(shù)資料
| 型號： | 78Q8430-100IGTR/F |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 40/88頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LAN MEDIA ACCESS CTLR 100LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 1,000 |
| 控制器類型： | 以太網(wǎng)控制器，MAC/PHY |
| 電源電壓： | 3.3V |
| 電流 - 電源： | 230mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
DS_8430_001
78Q8430 Data Sheet
Rev. 1.2
45
6.10.2 MAC Receive Block
The receive block receives frames from the PHY via the MII interface. It strips the preamble and SOF
and passes the remainder of the received frame data and error information to the MAC receive FIFO.
The MAC receiver passes all frames received, including error frames and collisions. Dropping of error
frames is handled by the receive producer in the QUE logic.
6.10.3 MAC Control Register
The MAC Control Register (MCR) provides controls for network operation, including:
Enable and disable transmit and receive circuit, including requests to halt at end of current packet.
Enable and disable full duplex operation and loopback modes.
Enable and disable various MAC features like excessive-deferral detection, SQE and CRC checking.
6.10.4 Transmitting a Frame
To transmit a frame, the transmit enable bit in the MCR must be set and the transmit halt request bit must
be clear. The MAC does not signal the DMA engine to transfer bytes to the MAC transmit FIFO. The
QUE transmit controller controls the transfer of bytes to the MAC transmit FIFO.
The MAC transmit block then starts transmitting the data in the FIFO, but will retain the first 64 bytes until
it has acquired the net. At that time, the MAC transmit block will request more data and transmit it until
the QUE transmit controller signals the end of the frame to be transmitted. The MAC transmit block
generates pad bytes, if needed, appends the calculated CRC to the end of the packet if requested and
transmission stops. It sets the completion bit in the Transmit Packet Status Register (TPSR), signaling
the end of a transmission, which may in turn cause an interrupt. If the QUE transmit controller indicates
an error then the MAC transmit block will transmit an MII error status and abort the frame.
The MAC transmit block does not begin transmission until the number of bytes indicated by the preload
field of the PCWR are in the MAC transmit FIFO. This is to give the IP header checksum generator a
head start in generating the checksum. This may be needed since the checksum is in the middle of the
IP header but cannot be known until the entire header is summed. The results are undefined if the
header checksum is inserted into the frame after the checksum has already been transmitted.
6.10.5 IEEE 802.3 Transmit Protocols
6.10.5.1 Interpacket Gap Timing
In half duplex mode, the gap state machine is responsible for counting the 96 bit times from the de-
assertion of the carrier sense signal, which is the inter-record gap. It breaks the 96 bit times for
inter-record gap into the first 64 bits and the last 32 bits, in order to precisely control the appropriate times
for beginning transmission. If there is any traffic within the first 64-bit times, it resets the counter and
resumes counting from zero. If there is any traffic within the last 32 bits, it continues counting and signals
the end at 96 bit times. In full duplex mode, the gap state machine starts counting at the end of
transmission and signals the end at 96 bit times (12 byte times).
6.10.5.2 Collision Processing and Back-off
If the main transmit state machine detects a collision, it starts the back-off state machine counters and
waits for the end of the back-off slot, before retransmitting the collision causing packet again. Each
back-off slot is a multiple (including zero) of 512 bit times. Each time there is a collision for the same
packet, the back-off state machine increments an internal attempt counter. A pseudo-random number
generator outputs a random number by selecting a subset of the value of the generator. The subset
grows by one bit for each subsequent attempt. This implements the equation:
0 < r < 2 k, k = min. (n, 10)
where r is the number of slot times that the MAC has to wait in case of a collision, and n is the number of
attempts. For example, after the first collision, n is 1 and r is a random number between 0 and 1. The
pseudo-random-number generator in this case is one-bit wide and gives a random number of either 0 or
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GRM2165C1H510JZ01D | CAP CER 51PF 50V 5% NP0 0805 |
| MAX5942BCSE+ | IC IEEE 802.3AF POE SYSTM 16SOIC |
| MAX5984DETI+T | IC CTRLR PD IEEE W/MOSFT 28TQFN |
| PIC16HV785-E/P | IC PIC MCU FLASH 2KX14 20DIP |
| MAX5984AETI+T | IC CTRLR PD IEEE W/MOSFT 28TQFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 78Q8430-128CGT/F | 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY |
| 78Q8430-128CGTR/F | 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY |
| 78Q8430-ARM9-EVM | 功能描述:EVALUATION MODULE 78Q8430 ARM9 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
| 78Q8430EBST#DB | 功能描述:以太網(wǎng)開發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| 78Q8430STEM#DB | 功能描述:以太網(wǎng)開發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。