參數(shù)資料
型號: 78Q8430-100IGTR/F
廠商: Maxim Integrated Products
文件頁數(shù): 77/88頁
文件大?。?/td> 0K
描述: IC LAN MEDIA ACCESS CTLR 100LQFP
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 1,000
控制器類型: 以太網(wǎng)控制器,MAC/PHY
電源電壓: 3.3V
電流 - 電源: 230mA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-LQFP
供應(yīng)商設(shè)備封裝: 100-LQFP(14x14)
包裝: 帶卷 (TR)
DS_8430_001
78Q8430 Data Sheet
Rev. 1.2
79
7.7.8
PHY Vendor Specific Register – MR16
Bits
Symbol
Type
Default Description
15
RSVD
R
0
Reserved
14
RSVD
R
0
Reserved
13
RSVD
R
0
Reserved
12
TXHIM
R/W
0
Transmitter High-Impedance Mode
When set, the TXOP/TXON transmit pins and the TX_CLK pin
are put into a high-impedance state. The receive circuitry
remains fully functional.
11
SQEI
R/W
0
SQE Test Inhibit
Setting this bit to 1 disables 10Base-T SQE testing. By
default, this bit is 0 and generates a COL pulse following the
completion of a packet transmission to perform the SQE test.
10
NL10
R/W
0
10Base-T Natural Loopback
Setting this bit to 1 causes transmit data received on the
TXD0-3 pins to be automatically looped back to the RXD0-3
pins when 10Base-T mode is enabled.
9
RSVD
R
0
Reserved
8
RSVD
R
1
Reserved
7
RSVD
R
0
Reserved
6
RSVD
R
1
Reserved
5
APOL
R/W
0
Auto Polarity
During auto-negotiation and 10BASE-T mode, the 78Q8430
PHY is able to automatically invert the received signal due to a
wrong polarity connection. It does so by detecting the polarity
of the link pulses. Setting this bit to 1 disables this feature.
4
RVSPOL
R/W
0
Reverse Polarity
The reverse polarity is detected either through 8 inverted
10Base-T link pulses (NLP) or through one burst of inverted
clock pulses in the auto-negotiation link pulses (FLP). When
the reverse polarity is detected and if the Auto Polarity feature
is enabled, the 78Q8430 PHY will invert the receive data input
and set this bit to 1. If Auto Polarity is disabled, then this bit is
writeable. Writing a 1 to this bit forces the polarity of the
receive signal to be reversed.
3:2
RSVD
R/W
0h
Reserved. Must set to 00.
1
PCSBP
R/W
0
PCS Bypass Mode
When set, the 100Base-TX PCS and scrambling/
descrambling functions are bypassed. Scrambled 5-bit code
groups for transmission are applied to the TX_ER, TXD3-0
pins and received on the RX_ER, RXD3-0 pins. The RX_DV
and TX_EN signals are not valid in this mode. PCSBP mode
is valid only when 100Base-TX mode is enabled and auto-
negotiation is disabled.
0
RXCC
R/W
0
Receive Clock Control
This function is valid only in 100Base-TX mode. When set to
1, the RX_CLK signal will be held low when there is no data
being received (to save power). The RX_CLK signal will
restart 1 clock cycle before the assertion of RX_DV and will be
shut off 64 clock cycles after RX_DV goes low. RXCC is
disabled when loopback mode is enabled (MR0.14 is high).
This bit should be kept at logic zero when PCS Bypass mode
is used.
相關(guān)PDF資料
PDF描述
GRM2165C1H510JZ01D CAP CER 51PF 50V 5% NP0 0805
MAX5942BCSE+ IC IEEE 802.3AF POE SYSTM 16SOIC
MAX5984DETI+T IC CTRLR PD IEEE W/MOSFT 28TQFN
PIC16HV785-E/P IC PIC MCU FLASH 2KX14 20DIP
MAX5984AETI+T IC CTRLR PD IEEE W/MOSFT 28TQFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
78Q8430-128CGT/F 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY
78Q8430-128CGTR/F 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY
78Q8430-ARM9-EVM 功能描述:EVALUATION MODULE 78Q8430 ARM9 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
78Q8430EBST#DB 功能描述:以太網(wǎng)開發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
78Q8430STEM#DB 功能描述:以太網(wǎng)開發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: