參數(shù)資料
型號(hào)： 78Q8430EBST#DB
廠商： Maxim Integrated Products
文件頁數(shù)： 30/88頁
文件大?。?/td> 0K
描述： EVAL BOARD 78Q8430
標(biāo)準(zhǔn)包裝： 1
系列： *
78Q8430 Data Sheet
DS_8430_001
36
Rev. 1.2
STEP 4. Enable the filter. The unicast address filter is enabled by setting the Previous Hit Mask field of
the CAM rule for byte [0] to 0x7F. This step must be done last to prevent an ingressing frame
from matching a partial set of filter rules. All the rules for a filter must be in place before
enabling the filter.
An address filter can be simply activated/deactivated by toggling the value of the Previous Hit Mask field
for the byte [0] CAM rule between 0x7F and 0x00 respectively. The promiscuous mode filter, filter #0,
should not be deactivated in this way.
It is important that STEP 1 deactivates the filter so that no frames are filtered using a partial filter
setting before all relevant rules are written. Step 4 reactivates the filter once the new settings are in
place.
6.7.1.4
Multicast Address Filters
The default CAM rule set supports four multicast address filters. The first, multicast filter #0, serves the same
purpose as the promiscuous mode filter except it applies only to multicast addresses. The last, multicast filter
#3, is the broadcast filter and is reserved for that purpose. The second, multicast filter #1, is the PAUSE filter
and is setup by default to match the PAUSE address. Multicast filter #2 is unused by default and available for
general use. Each filter has two components, the 48-bit address that it matches and a mask that defines
which bits of the address are relevant and which bits are wildcards. Each byte of each address filter has a
CAM rule assigned to it. Table 25 summarizes the association of multicast filter bytes and CAM rules.
Table 25: CAM Rules Associated with Multicast Filter Bytes
Byte [0]
Byte [1]
Byte [2]
Byte [3]
Byte [4]
Byte [5]
M/C Filter #3
0x7F
0x67
0x63
0x4F
0x4B
0x3F
M/C Filter #2
0x7E
0x66
0x62
0x4E
0x4A
0x3E
M/C Filter #1
0x7D
0x65
0x61
0x4D
0x49
0x3D
Note: Bytes are in network transmit order starting with Byte [0].
For an arbitrary multicast filter number N, the following procedure should be used to set the address and
mask values:
STEP 1. Write address and mask byte [0] to CAM rule 0x7C+N as follows.
Reg.
Field
Value to write
CAR
ADDR
0x7C+N
RMR
Data Match
Value of MAC address byte [0]
1
Data Mask
Value of mask byte [0]
1
Previous Hit Match
0x00 to disable the filter
Previous Hit Mask
0x00
RCR
Byte Offset
Retain default: 0x00
Interrupt
Retain default: 0
Control Logic Action
SETMC
Match Control
Retain default: MD
1The LSB of both address byte [0] and mask byte [0] must be set for multicast address filters. If the
LSBs are not set then the address is not multicast and belongs in the unicast filter set.
相關(guān)PDF資料
PDF描述
CM453232-R18KL INDUCTOR 180NH 700MA SMD
REC15-1205D/H3 CONV DC/DC 15W 12VIN +/-05VOUT
VI-JWL-EZ-F3 CONVERTER MOD DC/DC 28V 25W
A3BKB-2406G IDC CABLE- ASR24B/AE24G/APK24B
REC15-2415D/H3 CONV DC/DC 15W 24VIN +/-15VOUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
78Q8430STEM#DB 功能描述:以太網(wǎng)開發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
78-R3 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
78-R4 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
78RB02 功能描述:SWITCH 2 POS DIP RECESSED UNSLD RoHS:否 類別:開關(guān) >> DIP 系列:78 特色產(chǎn)品:RDM Series Rotary DIP Switch 標(biāo)準(zhǔn)包裝:70 系列:RDM 電路:十六進(jìn)制 位置數(shù):16 觸點(diǎn)額定電壓:0.1A @ 42VDC 觸動(dòng)器類型:用于工具旋轉(zhuǎn) 觸動(dòng)器電平:凹槽式 安裝類型:通孔 方向:頂部觸動(dòng) 可清洗:是 其它名稱:EG4977-5RDMAR16PIT
78RB02RA 制造商:Grayhill 功能描述:DIP, 2 POS, FLUSH ACTUATOR, SPST, GOLD - Rail/Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*