- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16271 > 78Q8430EBST#DB (Maxim Integrated Products)EVAL BOARD 78Q8430 PDF資料下載
參數(shù)資料
| 型號(hào)： | 78Q8430EBST#DB |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 31/88頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD 78Q8430 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)
DS_8430_001
78Q8430 Data Sheet
Rev. 1.2
37
STEP 2. Write address and mask byte [1] through byte [4] to the CAM. For each byte the CAM rule
indicated by table 5.7.2 based on the filter number and byte number should be written as follows.
Reg.
Field
Value to write
CAR
ADDR
byte [1]:
byte [2]:
byte [3]:
byte [4]:
0x64+N
0x60+N
0x4C+N
0x48+N
RMR
Data Match
Value of MAC address byte [1] … byte [4]
Data Mask
Value of mask byte [1] . . . byte [4]
Previous Hit Match
Value of the CAM rule used by the previous byte
1
Previous Hit Mask
0x7F
RCR
Byte Offset
Retain default: 0x00
Interrupt
Retain default: 0
Control Logic Action
Retain default: NOP
2
Match Control
Retain default: MD
1As an example, the Previous Hit Match fields for filter #1 would be 0x7D, 0x65, 0x61 and 0x4D, for
byte [1] through byte [4] respectively.
2
Reg.
An exception is byte [4] of the broadcast filter. Multicast filter #3, byte [4] should have the Control
Logic Action field set to TAX.
STEP 3. Write address and mask byte [5] to CAM rule 0x3C+N as follows.
Field
Value to write
CAR
ADDR
0x3C+N
RMR
Data Match
Value of MAC address byte [5]
Data Mask
Value of mask byte [5]
Previous Hit Match
Set to the CAM rule that was used for byte [4] (0x48+N).
Previous Hit Mask
0x7F
RCR
Byte Offset
Retain default: 0x00
Interrupt
Retain default: 0
Control Logic Action
Set to TAX
1
Match Control
Retain default: MD
1
It is important that STEP 1 deactivates the filter so that no frames are filtered using a partial filter setting
before all relevant rules are written. STEP 4 reactivates the filter once the new settings are in place.
Exception: Multicast filter #3, byte [5] should have the Action field set to SETBC.
STEP 4. Enable the filter. The multicast address filter is enabled by setting the Previous Hit Mask field of the
CAM rule for byte [0] to 0x7F. This step must be done last to prevent an ingressing frame from
matching a partial set of filter rules. All the rules for a filter must be in place before enabling the filter.
A Multicast address filter can be simply activated/deactivated by toggling the value of the Previous Hit
Mask field for the byte [0] CAM rule between 0x7F and 0x00 respectively. Multicast filter #0 should not be
deactivated in this way.
6.7.1.5
Negative Address Filters
Any address filter, either multicast or unicast, can be set as either a positive or negative filter. A positive
filter is a filter that passes frames with a source MAC address that matches the filter. A negative filter is a
filter that blocks frames with a source MAC address that matches the filter. By default, all filters are
positive acting. The following procedure is used to change a filter to negative action:
STEP 1. Change the Match Control field for the CAM rule for byte [5] from MD to DROP.
To change a filter back to a positive acting filter, change the same Match Control field back to MD.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CM453232-R18KL | INDUCTOR 180NH 700MA SMD |
| REC15-1205D/H3 | CONV DC/DC 15W 12VIN +/-05VOUT |
| VI-JWL-EZ-F3 | CONVERTER MOD DC/DC 28V 25W |
| A3BKB-2406G | IDC CABLE- ASR24B/AE24G/APK24B |
| REC15-2415D/H3 | CONV DC/DC 15W 24VIN +/-15VOUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 78Q8430STEM#DB | 功能描述:以太網(wǎng)開發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| 78-R3 | 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| 78-R4 | 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| 78RB02 | 功能描述:SWITCH 2 POS DIP RECESSED UNSLD RoHS:否 類別:開關(guān) >> DIP 系列:78 特色產(chǎn)品:RDM Series Rotary DIP Switch 標(biāo)準(zhǔn)包裝:70 系列:RDM 電路:十六進(jìn)制 位置數(shù):16 觸點(diǎn)額定電壓:0.1A @ 42VDC 觸動(dòng)器類型:用于工具旋轉(zhuǎn) 觸動(dòng)器電平:凹槽式 安裝類型:通孔 方向:頂部觸動(dòng) 可清洗:是 其它名稱:EG4977-5RDMAR16PIT |
| 78RB02RA | 制造商:Grayhill 功能描述:DIP, 2 POS, FLUSH ACTUATOR, SPST, GOLD - Rail/Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。