參數(shù)資料
型號(hào): 845GL
廠商: Intel Corp.
英文描述: Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
中文描述: 英特爾82845G/82845GL/82845GV圖形和內(nèi)存控制器中樞(GMCH)
文件頁(yè)數(shù): 63/193頁(yè)
文件大小: 2990K
代理商: 845GL
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)
Intel
82845G/82845GL/82845GV GMCH Datasheet
63
Register Description
3.5.1.19
DRC—DRAM Controller Mode Register (Device 0)
Address Offset:
Default Value:
Access:
Size:
7C–7Fh
00000000h
R/W, RO
32 bits
Bit
Description
31:30
Revision Number (REV)—RO.
This field reflects the revision number of the format used for SDR/
DDR register definition. Currently, this field must be 00, since this (rev “00”) is the only existing
version of the specification.
29
Initialization Complete (IC)—R/W.
This bit is used for communication of software state between the
memory controller and the BIOS. BIOS sets this bit to 1 after initialization of the DRAM memory array
is complete.
28
Dynamic Power-Down Mode Enable—R/W.
When set, the DRAM controller will put pair of rows
into power down mode when all banks are pre-charged (closed). Once a bank is accessed, the
relevant pair of rows is taken out of Power Down mode.
The entry into power-down mode is performed by de-activation of CKE. The exit is performed by
activation of CKE.
0 = Disable.
1 = Enable.
27:10
Intel Reserved.
9:7
Refresh Mode Select (RMS)—R/W.
This field determines at what rate refreshes will be executed.
000 = Reserved
001 = Refresh enabled. Refresh interval 15.6 μs
010 = Refresh enabled. Refresh interval 7.8 μs
011 = Refresh enabled. Refresh interval 64 μs
111 = Refresh enabled. Refresh interval 64 clocks (fast refresh mode)
Other = Reserved
6:4
Mode Select (SMS)—R/W.
These bits select the special operational mode of the DRAM interface.
The special modes are intended for initialization at power-up.
000 =Post Reset state: When the GMCH exits reset (power-up or otherwise), the mode select field is
cleared to 000.
During any reset sequence, while power is applied and reset is active, the GMCH deasserts all
CKE signals. After internal reset is deasserted, CKE signals remain deasserted until this field is
written to a value different than 000. On this event, all CKE signals are asserted.
During suspend (S3, S4), GMCH internal signal triggers SDRAM controller to flush pending
commands and enter all rows into Self-Refresh mode. As part of resume sequence, GMCH will
be reset – which will clear this bit field to 000 and maintain CKE signals deasserted. After
internal reset is deasserted, CKE signals remain de-asserted until this field is written to a value
different than 000. On this event, all CKE signals are asserted.
001 =NOP Command Enable: All processor cycles to DRAM result in a NOP command on the
DRAM interface.
010 =All Banks Pre-charge Enable: All processor cycles to DRAM result in an “all banks precharge”
command on the DRAM interface.
011 =Mode Register Set Enable: All processor cycles to DRAM result in a “mode register” set
command on the SDRAM interface. Host address lines are mapped to SDRAM address lines
in order to specify the command sent. Host address HA[13:3] are mapped to memory address
MA[11, 9:0].
100 =Extended Mode Register Set Enable: All processor cycles to SDRAM result in an “extended
mode register set” command on the SDRAM interface (DDR only). Host address lines are
mapped to SDRAM address lines in order to specify the command sent. Host address lines are
mapped to SDRAM address lines in order to specify the command sent. Host address
HA[13:3] are mapped to memory address MA[11, 9:0].
101 =Reserved
110 =CBR Refresh Enable: In this mode all processor cycles to SDRAM result in a CBR cycle on the
SDRAM interface
111 = Normal operation
相關(guān)PDF資料
PDF描述
845GV Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
8460 LAN 10/100 Base-TX Dual Port Transformer Modules
8461 LAN 10/100 Base-TX Dual Port Transformer Modules
8462 LAN 10/100 Base-TX Dual Port Transformer Modules
8463 LAN 10/100 Base-TX Dual Port Transformer Modules
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
845GLMS-L 制造商:Micro-Star International 功能描述:845GL UATX P4/CEL 400FSB - Bulk
845GR 制造商:SPC 功能描述:New
845-GR 制造商:SPC Technology 功能描述:INSULATED BANANA JACK 制造商:VOLTREK 功能描述:INSULATED BANANA JACK
845GV 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
845GVM-L 制造商:Micro-Star International 功能描述:845GV UATX P4/CEL 533FSB - Bulk