參數(shù)資料
型號(hào)： AD5363BSTZ-REEL
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 17/29頁(yè)
文件大?。?/td> 0K
描述： IC DAC 14BIT 8CH SERIAL 52-LQFP
產(chǎn)品培訓(xùn)模塊： Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝： 1,500
設(shè)置時(shí)間： 20µs
位數(shù)： 14
數(shù)據(jù)接口： 串行
轉(zhuǎn)換器數(shù)目： 8
電壓電源： 雙 ±
功率耗散（最大）： 209mW
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 52-LQFP
供應(yīng)商設(shè)備封裝： 52-LQFP（10x10）
包裝： 帶卷 (TR)
輸出數(shù)目和類型： 8 電壓，單極；8 電壓，雙極
采樣率（每秒）： *
配用： EVAL-AD5363EBZ-ND - BOARD EVALUATION FOR AD5363
AD5362/AD5363
Rev. A | Page 23 of
28
PACKET ERROR CHECKING
To verify that data has been received correctly in noisy environ-
ments, the AD5362/AD5363 offer the option of error checking
based on an 8-bit (CRC-8) cyclic redundancy check. The device
controlling the AD5362/AD5363 should generate an 8-bit
checksum using the polynomial C(x) = x8 + x2 + x1 + 1. This is
added to the end of the data-word, and 32 data bits are sent to
the AD5362/AD5363 before taking SYNC high. If the AD5362/
AD5363 see a 32-bit data frame, an error check is performed
when SYNC goes high. If the checksum is valid, the data is
written to the selected register. If the checksum is invalid, the
packet error check (PEC) output goes low and Bit 3 of the
control register is set. After reading the control register, Bit 3
is cleared automatically and PEC goes high again.
SYNC
SCLK
SDI
24-BIT DATA TRANSFER—NO ERROR CHECKING
SYNC
SCLK
SDI
MSB
D23
LSB
D0
MSB
D31
LSB
D8
D7
D0
UPDATE ON SYNC HIGH
UPDATE AFTER SYNC HIGH
ONLY IF ERROR CHECK PASSED
24-BIT DATA
24-BIT DATA TRANSFER WITH ERROR CHECKING
8-BIT FCS
PEC
PEC GOES LOW IF
ERROR CHECK FAILS
05
76
2-
02
6
Figure 24. SPI Write With and Without Error Checking
CHANNEL ADDRESSING AND SPECIAL MODES
If the mode bits are not 00, the data-word D15 to D0 (AD5362)
or D13 to D0 (AD5363) is written to the device. Address Bit A4
to Address Bit A0 determine which channels are written to, and
the mode bits determine to which register (X1A, X1B, C, or M)
the data is written, as shown in Table 13 and Table 14. Data is to
be written to the X1A register when the A/B bit in the control
register is 0, or to the X1B register when the A/B bit is 1.
The AD5362/AD5363 have very flexible addressing that allows
the writing of data to a single channel, all channels in a group,
or all channels in the device.
Table 14 shows which groups and which channels are addressed
for every combination of Address Bit A4 to Address Bit A0.
Table 13. Mode Bits
M1
M0
Action
1
Write to DAC data (X) register
1
0
Write to DAC offset (C) register
0
1
Write to DAC gain (M) register
0
Special function, used in combination with other
bits of the data-word
Table 14. Group and Channel Addressing
Address Bit A2
to Address Bit A0
Address Bit A4 to Address Bit A3
00
01
10
11
000
All groups, all channels
Group 0, Channel 0
Group 1, Channel 0
Unused
001
Group 0, all channels
Group 0, Channel 1
Group 1, Channel 1
Unused
010
Group 1, all channels
Group 0, Channel 2
Group 1, Channel 2
Unused
011
Unused
Group 0, Channel 3
Group 1, Channel 3
Unused
100
Unused
101
Unused
110
Unused
111
Unused
相關(guān)PDF資料
PDF描述
VI-B4Z-MX-B1 CONVERTER MOD DC/DC 2V 30W
AD5363BCPZ-REEL7 IC DAC 14BIT 8CH SERIAL 56-LFCSP
VI-B4Z-MW-B1 CONVERTER MOD DC/DC 2V 40W
VI-B4Y-MY-B1 CONVERTER MOD DC/DC 3.3V 33W
AD5765CSUZ-REEL7 IC DAC 16BIT 5V QUAD 32-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5365D/BIN/883B 制造商:Analog Devices 功能描述:- Rail/Tube
AD536A 制造商:AD 制造商全稱:Analog Devices 功能描述:Integrated Circuit True RMS-to-DC Converter
AD536AJC/D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RMS-to-DC Converter
AD536AJCHIPS 制造商:AD 制造商全稱:Analog Devices 功能描述:Integrated Circuit True RMS-to-DC Converter
AD536AJCWE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RMS-to-DC Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*