參數(shù)資料
型號(hào)： AD6636BBCZ1
廠商： Analog Devices, Inc.
元件分類(lèi)： 數(shù)字上／下變頻
英文描述： 150 MSPS Wideband Digital Down-Converter (DDC)
中文描述： 150MSPS的寬帶數(shù)字下變頻器（DDC）
文件頁(yè)數(shù)： 31/72頁(yè)
文件大?。?/td> 1629K
代理商： AD6636BBCZ1
AD6636
6-Tap Fixed Coefficient Filter (FIR2)
Following the first cascade of the FIR1 and HB1 filters is the
second cascade of the FIR2 and HB2 filters. The 6-tap, fixed-
coefficient FIR2 filter is useful in providing extra alias
protection for the decimating HB2 filter in certain filter
configurations. It is a simple sum-of-products FIR filter with six
filter taps and 5-bit fixed coefficients. Note that this filter does
not decimate. The normalized coefficients used in the
implementation and the 5-bit decimal equivalent value of the
coefficients are listed in Table 15.
Rev. 0 | Page 31 of 72
Table 15. 6-Tap FIR1 Filter Coefficients
Coefficient
Number
Coefficient
C0, C5
0.125
C1, C4
0.1875
C2, C3
0.9375
Normalized
Decimal Coefficient
(5-Bit)
2
3
15
The user can either use or bypass this filter. Writing Logic 0 to
FIR2 enable bit in the FIR-HB control register bypasses this
fixed-coefficient filter. The filter is useful only in certain filter
configurations and bypassing it for other applications results in
power savings. The filter is especially useful in increasing the
stop-band attenuation of the HB2 filter that follows. Therefore,
it is optimal to use both FIR2 and HB2 in a configuration.
This filter runs at a sample rate given by one of the following
equations:
f
FIR2
=
f
HB1
,
if HB1 is bypassed
f
FIR2
=
2
HB1
f
,
if HB1 is not bypassed
where
f
HB1
is the input rate of the HB1 filter.
The maximum input and output rate for this filter is 75 MHz.
The response of the FIR2 filter is shown in Figure 34.
0
FRACTION OF FIR2 INPUT SAMPLE RATE
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
d
0
–8.33
–16.67
–25.00
–33.33
–41.67
–50.00
–58.33
–66.67
–75.00
–83.33
–91.67
–100.00
–30
0.39
FIR2 RESPONSE
0.61
Figure 34. FIR2 Filter Response to the Input Rate of the Filter
Decimate-by-2 Half-Band Filter (HB2)
The second stage of the second cascade of the FIR-HB block is a
decimate-by-2 half-band filter. The 27-tap, symmetric, fixed-
coefficient HB2 filter has low power consumption due to its
polyphase implementation. The filter has 20 bits of input and
output data with 12-bit coefficients. The normalized coefficients
used in the implementation and the 10-bit decimal equivalent
value of the coefficients are listed in Table 16. Other coefficients
are zeros.
Table 16. HB2 Filter Fixed Coefficients
Coefficient
Number
Coefficient
C1, C27
0.00097656
C3, C25
0.00537109
C5, C23
0.015
C7, C21
0.0380859
C9, C19
0.0825195
C11, C17
0.1821289
C13, C15
0.6259766
C14
1
Normalized
Decimal Coefficient
(12-Bit)
2
11
32
78
169
373
1282
2048
Similar to the HB1 filter, the user can either use or bypass this
filter. Writing Logic 0 to the HB1 enable bit in the FIR-HB
control register bypasses this fixed-coefficient HB filter. The
filter is useful only in certain filter configurations and bypassing
it for other applications results in power savings. For example,
the filter is useful in narrow-band applications in which more
filtering is required, as compared to wide-band applications, in
which a higher output rate might prohibit the use of a decimat-
ing filter. The response of the HB2 filter is shown in Figure 35.
0
FRACTION OF HB2 INPUT SAMPLE RATE
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
d
0.01
–19.99
–29.99
–9.99
–39.99
–49.99
–60.00
–70.00
–80.00
–90.00
–100.00
–110.00
–120.00
–65
0.66
0.34
HB2 RESPONSE
Figure 35. HB2 Filter Response to the Input Rate of the Filter
相關(guān)PDF資料
PDF描述
AD6636BC 150 MSPS Wideband Digital Down-Converter (DDC)
AD6636CBCZ1 150 MSPS Wideband Digital Down-Converter (DDC)
AD6636PCB 150 MSPS Wideband Digital Down-Converter (DDC)
AD664(中文) Monolithic 12-Bit Quad DAC(單片12位四D/A轉(zhuǎn)換器)
AD6640 12-Bit, 65 MSPS IF Sampling A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6636BC 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:150 MSPS Wideband Digital Down-Converter (DDC)
AD6636BC/PCB 制造商:Analog Devices 功能描述:Evaluation Board For 150MSPS Wideband Digital Down-Converter 制造商:Analog Devices 功能描述:EVALUATION BOARD AD6636 - Bulk
AD6636BC/PCBZ 制造商:Analog Devices 功能描述:Evaluation Kit For 150 MSPS, Wide Band, Digital Down Converter 制造商:Analog Devices 功能描述:EVALUATION BOARD AD6636 - Bulk
AD6636CBC 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD6636CBCZ 功能描述:IC DIGITAL DWNCONV 4CH 256CSPBGA RoHS:是 類(lèi)別:RF/IF 和 RFID >> RF 混頻器 系列:AD6636 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- RF 型:W-CDMA 頻率:2.11GHz ~ 2.17GHz 混頻器數(shù)目:1 增益:17dB 噪音數(shù)據(jù):2.2dB 次要屬性:- 電流 - 電源:11.7mA 電源電壓:2.7 V ~ 3.3 V 包裝:托盤(pán) 封裝/外殼:12-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:12-QFN-EP（3x3）
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*