- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373891 > AD6636BBCZ1 (Analog Devices, Inc.) 150 MSPS Wideband Digital Down-Converter (DDC) PDF資料下載
參數(shù)資料
| 型號： | AD6636BBCZ1 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 數(shù)字上／下變頻 |
| 英文描述： | 150 MSPS Wideband Digital Down-Converter (DDC) |
| 中文描述： | 150MSPS的寬帶數(shù)字下變頻器（DDC） |
| 文件頁數(shù)： | 46/72頁 |
| 文件大?。?/td> | 1629K |
| 代理商： | AD6636BBCZ1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
AD6636
Rev. 0 | Page 46 of 72
PCLK
t
DPREQ
PxREQ
PxACK
t
DPP
I [15:8]
Q [15:8]
Px [15:0]
PxIQ
t
DPIQ
PxCH [2:0]
PxCH [2:0] = CHANNEL #
t
DPCH
GAIN [11:0] +
0000
PxGAIN
t
DPGAIN
0
Figure 43. Parallel I/Q Mode with an AGC Gain Word
Parallel Port Pin Functions
Table 24 describes the functions of the pins used by the parallel ports.
Table 24. Parallel Port Pin Functions
Pin Name
I/O
PCLK
I/O
Function
PCLK can operate as a master or as a slave. This setting is dependent on the 1-bit PCLK master mode bit in the
Parallel Port Control 2 register. As an output (master mode), the maximum frequency is CLK/N, where CLK is
AD6636 clock and N is an integer divisor of 1, 2, 4, or 8. As an input (slave mode), it can be asynchronous or
synchronous relative to the AD6636 CLK. This pin powers up as an input to avoid possible contentions. Parallel
port output pins change on the rising edge of PCLK.
Active high output. Synchronous to PCLK. A logic high on this pin indicates that data is available to be shifted out
of the port. When an acknowledge signal is received, data starts shifting out and this pin remains high until all
pending data has been shifted out.
Active high asynchronous input. Applying a logic low on this pin inhibits parallel port data shifting. Applying a
logic high to this pin when REQ is high causes the parallel port to shift out data according to the programmed
data mode.
ACK is sampled on the rising edge of PCLK. Assuming that REQ is asserted, the latency from the assertion of ACK
to data appearing at the parallel port output is no more than 1.5 PCLK cycles. ACK can be held high continuously;
in this case, when data becomes available, shifting begins 1 PCLK cycle after the assertion of REQ (see Figure 40,
Figure 41, Figure 42, and Figure 43).
High whenever I data is present on the parallel port data bus; otherwise low. In parallel I/Q mode, both I data and
Q data are available at the same time and, therefore, the PxIQ signal is pulled high.
High whenever the AGC gain word is present on the parallel port data bus; otherwise low.
PAREQ, PBREQ,
PCREQ
O
PAACK, PBACK,
PCACK
I
PAIQ, PBIQ,
PCIQ
PAGAIN,
PBGAIN,
PCGAIN
PACH[2:0],
PBCH[2:0],
PCCH[2:0]
PADATA[15:0],
PBDATA[15:0],
PCDATA[15:0]
These pins identify data in both of the parallel port modes. The 3-bit value identifies the source of the data (AGC
number) on the parallel port when it is being shifted out.
Parallel output port data bus. Output format is twos complement. In parallel I/Q mode, 8-bit data is present; in
interleaved I/Q mode, 16-bit data is available.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6636BC | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636CBCZ1 | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636PCB | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD664(中文) | Monolithic 12-Bit Quad DAC(單片12位四D/A轉(zhuǎn)換器) |
| AD6640 | 12-Bit, 65 MSPS IF Sampling A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6636BC | 制造商:AD 制造商全稱:Analog Devices 功能描述:150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636BC/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For 150MSPS Wideband Digital Down-Converter 制造商:Analog Devices 功能描述:EVALUATION BOARD AD6636 - Bulk |
| AD6636BC/PCBZ | 制造商:Analog Devices 功能描述:Evaluation Kit For 150 MSPS, Wide Band, Digital Down Converter 制造商:Analog Devices 功能描述:EVALUATION BOARD AD6636 - Bulk |
| AD6636CBC | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD6636CBCZ | 功能描述:IC DIGITAL DWNCONV 4CH 256CSPBGA RoHS:是 類別:RF/IF 和 RFID >> RF 混頻器 系列:AD6636 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- RF 型:W-CDMA 頻率:2.11GHz ~ 2.17GHz 混頻器數(shù)目:1 增益:17dB 噪音數(shù)據(jù):2.2dB 次要屬性:- 電流 - 電源:11.7mA 電源電壓:2.7 V ~ 3.3 V 包裝:托盤 封裝/外殼:12-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:12-QFN-EP（3x3） |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。