參數(shù)資料
型號(hào)： AD6654CBCZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 25/88頁(yè)
文件大小： 0K
描述： IC ADC 14BIT W/4CH RSP 256CSPBGA
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 14
采樣率（每秒）： 92.16M
數(shù)據(jù)接口： 串行，并聯(lián)
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 2.5W
電壓電源： 模擬和數(shù)字
工作溫度： -25°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 256-BGA，CSPBGA
供應(yīng)商設(shè)備封裝： 256-CSPBGA（17x17）
包裝： 托盤
輸入數(shù)目和類型： 1 個(gè)差分，單極
AD6654
Rev. 0 | Page 31 of 88
ADC INPUT PORT MONITOR FUNCTION
The AD6654 provides a power monitor function that can
monitor the DDC input stream and gather statistics about the
received signal in a signal chain. This function block can
operate in one of three modes measuring the following over a
programmable period of time:
Peak power
Mean power
Number of samples crossing a threshold
These functions are controlled via the 2-bit power monitor
function select bits in the power monitor control register of the
DDC input port. The DDC input port can be set for different
modes, but only one function can be active at a time. The three
modes of operation can function continuously over a program-
mable time period. This time period is programmed as the
number of input clock cycles in a 24-bit ADC monitor period
register (AMPR). An internal magnitude storage register (MSR)
is used to monitor, accumulate, or count, depending on the
mode of operation.
PEAK DETECTOR MODE
Control Bits 00
The magnitude of the input port signal is monitored over a
programmable time period (given by AMPR) to give the peak
value detected. This mode is set by programming Logic 0 in the
power monitor function select bits in the power monitor
control register of the DDC input port. The 24-bit AMPR must
be programmed before activating this mode.
After enabling this mode, the value in the AMPR is loaded into
a monitor period timer and the countdown is started. The
magnitude of the input signal is compared to the MSR, and the
greater of the two is updated back into the MSR. The initial
value of the MSR is set to the current ADC input signal magni-
tude. This comparison continues until the monitor period timer
reaches a count of 1.
When the monitor period timer reaches a count of 1, the value
in the MSR is transferred to the power monitor holding register,
which can be read through the microport or the serial port. The
monitor period timer is reloaded with the value in the AMPR,
and the countdown is started. Also, the magnitude of the first
input sample is updated in the MSR, and the comparison and
update procedure, as explained above, continues. If the
interrupt is enabled, an interrupt is generated, and the interrupt
status register is updated when the AMPR reaches a count of 1.
Figure 44 is a block diagram of the peak detector logic. The
MSR contains the absolute magnitude of the peak detected by
the peak detector logic.
POWER MONITOR
HOLDING
REGISTER
MAGNITUDE
STORAGE
REGISTER
COMPARE
A
> B
TO
MEMORY
MAP
FROM
MEMORY
MAP
FROM
INPUT
PORTS
LOAD
CLEAR
LOAD
05156-033
IS COUNT = 1?
DOWN
COUNTER
TO
INTERRUPT
CONTROLLER
POWER MONITOR
PERIOD REGISTER
Figure 44. ADC Input Peak Detector Block Diagram
MEAN POWER MODE
Control Bits 01
In this mode, the magnitude of the input port signal is
integrated (by adding an accumulator) over a programmable
time period (given by AMPR) to give the integrated magnitude
of the input signal. This mode is set by programming Logic 1 in
the power monitor function select bits in the power monitor
control register of the DDC input port. The 24-bit AMPR,
representing the period over which integration is performed,
must be programmed before activating this mode.
After enabling this mode, the value in the AMPR is loaded into
a monitor period timer, and the countdown is immediately
started. The 15-bit magnitude of input signal is right-shifted by
nine bits to give 6-bit data. This 6-bit data is added to the
contents of a 24-bit holding register, thereby performing an
accumulation. The integration continues until the monitor
period timer reaches a count of 1.
When the monitor period timer reaches a count of 1, the value
in the MSR is transferred to the power monitor holding register
(after some formatting), which can be read through the micro-
port or the serial port. The monitor period timer is reloaded
with the value in the AMPR, and the countdown is started.
Also, the first input sample signal magnitude is updated in the
MSR, and the accumulation continues with the subsequent
input samples. If the interrupt is enabled, an interrupt is
generated, and the interrupt status register is updated when the
AMPR reaches a count of 1. Figure 45 illustrates the mean
power monitoring logic.
The value in the MSR is a floating-point number with 4 MSBs
and 20 LSBs. If the 4 MSBs are EXP and the 20 LSBs are MAG,
the value in dBFS can be decoded using the following equation:
()
=
1
2
log
10
20
EXP
MAG
MeanPower
相關(guān)PDF資料
PDF描述
MS27467T21A16PA CONN PLUG 16POS STRAIGHT W/PINS
VE-21J-IU-F1 CONVERTER MOD DC/DC 36V 200W
MS3100R28-21S CONN RCPT 37POS WALL MNT W/SCKT
VI-26H-MX-F4 CONVERTER MOD DC/DC 52V 75W
VE-21H-IU-F3 CONVERTER MOD DC/DC 52V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6654XBCZ 制造商:Analog Devices 功能描述:14-BIT, 92.16 MSPS, 4 & 6-CHANNEL WIDEBAND IF TO BASE BAND R - Bulk
AD6655 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Diversity Receiver
AD6655-125EBZ 功能描述:BOARD EVAL W/AD6655 & SOFTWARE RoHS:是 類別:RF/IF 和 RFID >> RF 評(píng)估和開(kāi)發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796
AD6655-125EBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Diversity Receiver
AD6655-150EBZ 功能描述:BOARD EVAL FOR 150MSPS AD6655 RoHS:是 類別:RF/IF 和 RFID >> RF 評(píng)估和開(kāi)發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*