參數(shù)資料
型號: AD9148-M5372-EBZ
廠商: Analog Devices Inc
文件頁數(shù): 24/72頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD9149, ADL5372
設(shè)計資源: AD9148-M5372-EBZ Schematic
AD9148-M5372-EBZ BOM
AD9148-M5372-EBZ Gerber Files
標(biāo)準(zhǔn)包裝: 1
系列: *
AD9148
Data Sheet
Rev. B | Page 30 of 72
Register Name
Addr
(Hex)
Bit
Name
Function
Default
Sync Control 1
11
5:0
Sync phase request
Offset of internal divided by 64 clock phase after sync.
000000
000000 = 0 DAC clocks.
111111 = 63 DAC clocks.
Sync Status 0
12
7
Sync Lost
Synchronization lost.
Read-
only
6
Sync locked
Synchronization found.
Read-
only
Data Receiver Control
14
6
One DCI
0 = two DCIs used, DCIA_x and DCIB_x.
0
1 = one DCI used, DCIA_x.
Data Receiver Status
15
7
LVDS receiver
frame high
Frame input LVDS level > 1.7 V.
Read-
only
6
LVDS receiver
frame low
Frame input LVDS level < 0.7 V.
Read-
only
5
LVDS receiver
DCI high
DCI input LVDS level > 1.7 V.
Read-
only
4
LVDS receiver
DCI low
DCI input LVDS level < 0.7 V.
Read-
only
3
LVDS receiver
Port B high
Port B input LVDS level > 1.7 V.
Read-
only
2
LVDS receiver
Port B low
Port B input LVDS level < 0.7 V.
Read-
only
1
LVDS receiver
Port A high
Port A input LVDS level > 1.7 V.
Read-
only
0
LVDS receiver
Port A low
Port A input LVDS level < 0.7 V.
Read-
only
FIFO Status/
Control Port A
17
7
FIFO Warning 1
FIFO read and write pointers within ±1.
Read-
only
6
FIFO Warning 2
FIFO read and write pointers within ±2
Read-
only
5
FIFO reset aligned
FIFO read and write pointers aligned after chip reset.
Read-
only
4
FIFO SPI align
acknowledge
FIFO read and write pointers aligned after SPI driven
FIFO reset.
Read-
only
3
FIFO SPI align
requesting
Request FIFO read and write pointers alignment via SPI.
0
2:0
FIFO phase offset
FIFO read and write pointer phase offset from optimal
phase following FIFO reset.
000
000 = 0 offset from optimal phase.
111 = 7 offset from optimal phase.
The optimal value is 0.
相關(guān)PDF資料
PDF描述
AD9737A-EBZ BOARD EVAL FOR AD9737A
MIC2026-1YM IC DISTRIBUTION SW DUAL 8-SOIC
VI-B1L-EY CONVERTER MOD DC/DC 28V 50W
AD9706-DPG2-EBZ BOARD EVAL FOR AD9706
AD9705-DPG2-EBZ BOARD EVAL FOR AD9705
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9148-M5375-EBZ 功能描述:BOARD EVAL FOR AD9149, ADL5375 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9152BCPZ 功能描述:16 Bit Digital to Analog Converter 2 56-LFCSP-WQ (8x8) 制造商:analog devices inc. 系列:TxDAC+? 包裝:托盤 零件狀態(tài):有效 位數(shù):16 數(shù)模轉(zhuǎn)換器數(shù):2 建立時間:- 輸出類型:Current - Unbuffered 差分輸出:是 數(shù)據(jù)接口:JESD204B 參考類型:內(nèi)部 電壓 - 電源,模擬:3.13 V ~ 3.47 V 電壓 - 電源,數(shù)字:1.14 V ~ 1.26 V INL/DNL(LSB):±10,±5 架構(gòu):電流源 工作溫度:-40°C ~ 85°C 封裝/外殼:56-WFQFN 裸焊盤,CSP 供應(yīng)商器件封裝:56-LFCSP-WQ(8x8) 標(biāo)準(zhǔn)包裝:1
AD9152BCPZRL 功能描述:16 Bit Digital to Analog Converter 2 56-LFCSP-WQ (8x8) 制造商:analog devices inc. 系列:TxDAC+? 包裝:帶卷(TR) 零件狀態(tài):有效 位數(shù):16 數(shù)模轉(zhuǎn)換器數(shù):2 建立時間:- 輸出類型:Current - Unbuffered 差分輸出:是 數(shù)據(jù)接口:JESD204B 參考類型:內(nèi)部 電壓 - 電源,模擬:3.13 V ~ 3.47 V 電壓 - 電源,數(shù)字:1.14 V ~ 1.26 V INL/DNL(LSB):±10,±5 架構(gòu):電流源 工作溫度:-40°C ~ 85°C 封裝/外殼:56-WFQFN 裸焊盤,CSP 供應(yīng)商器件封裝:56-LFCSP-WQ(8x8) 標(biāo)準(zhǔn)包裝:2,500
AD9152-EBZ 功能描述:AD9152 TxDAC+? Series 16 Bit 2.25G Samples Per Second Digital to Analog Converter (DAC) Evaluation Board 制造商:analog devices inc. 系列:TxDAC+? 零件狀態(tài):有效 DAC 數(shù):2 位數(shù):16 采樣率(每秒):2.25G 數(shù)據(jù)接口:SPI 建立時間:- DAC 類型:電流 工作溫度:-40°C ~ 85°C 所含物品:板,線纜 使用的 IC/零件:AD9152 標(biāo)準(zhǔn)包裝:1
AD9152-FMC-EBZ 功能描述:AD9152 TxDAC+? Series 16 Bit 2.25G Samples Per Second Digital to Analog Converter (DAC) Evaluation Board 制造商:analog devices inc. 系列:TxDAC+? 零件狀態(tài):有效 DAC 數(shù):2 位數(shù):16 采樣率(每秒):2.25G 數(shù)據(jù)接口:SPI 建立時間:- DAC 類型:電流 工作溫度:-40°C ~ 85°C 所含物品:板,線纜 使用的 IC/零件:AD9152 標(biāo)準(zhǔn)包裝:1